
Enclosed DVD includes s versions of Na Instruments" Mul software and Ca PSpice® sof See th

SEDRA/SIVITH Microelectronic Circuits





Microelectronic Circuits



SIXTH EDITION

Microelectronic Circuits

Adel S. Sedra

University of Waterloo

Kenneth C. Smith

University of Toronto

New York Oxford
OXFORD UNIVERSITY PRESS
2010

Oxford University Press, Inc., publishes works that further Oxford University's objective of excellence in research, scholarship, and education.

Oxford New York

Auckland Cape Town Dur ex Salaam Hong Kong Karachi

Kuala Lumpur Madrid Melbourne Mexico City Nairohi

New De hi Shanghai Taipei Toronto

With offices in Argentina Austria Brazil Chile Czech Republic France Greece Guaternala Hungary Italy Japan Poland Portugal Singapore Souta Korea Switzerland Thailand Turkey Ukraine Vietnam

Copyright © 2010, 2004, 1998. Oxford University Press, Inc., 1991, 1987. Holt, Rinchart, and Winston, Inc., 1982. CBS College Publishing.

Published by Oxford University Press, Inc. 198 Madison Avenue, New York, New York 10016 http://www.oup.com

Oxford is a registered trademark of Oxford University Press

All rights reserved. No pan of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior permission of Oxford University Press

Library of Congress Cataloging-in-Publication Data

Sedra Adel S.

Microelectronic circuits / Adel S. Sedra, Kenneth C. Smith. — 6th ed.
p. cm. — (The Oxford series in electrical and computer engineering)
ISBN 978-0-19-532303-0
I. Electronic circuits, 2 Integrated circuits, 1. Smith, Kenneth Carless, II. Tide.
TK7867.S39 2010
621.3815—dc22

2009042633

Multisim and National Instruments are trademarks of National Instruments. The Sedra/Smith, Microelectonics Circuits, Sixth Edition book is a product of Oxford University Press, not National Instruments Corporation or any of its affiliated companies, and Oxford University Press is solely responsible for the Sedra/Smith book and its content. Neither Oxford University Press, the Sedra/Smith book, nor any of the books and other goods and services offered by Oxford University Press are official publications of National Instruments Corporation or any of its affiliated companies, and they are not affiliated with, endorsed by or sponsored by National Instruments Corporation or any of its affiliated companies.

OrCad and PSpice are trademarks of Cadence Design Systems, Inc. The Sedra/Smith. Microelectonics Circuits, Sixth Edition book is a product of Oxford University Press, not Cadence Design Systems, Inc., or any of its affiliated companies, and Oxford University Press books and other goods and services offered by Oxford University Press are official publications of Cadence Design Systems. Inc. or its affiliated companies, and they are not affiliated with, endorsed by or sponsored by Cadence Design Systems. Inc. or its affiliated companies. The authors would like to thank Codence Design Systems, Inc. for allowing Oxford University Press. Inc. to distribute OrCad demo software with this book.

Cover Photo: The device is a fully integrated triple-band, dual-arm WiMAX RFIC targeted at broadband wireless access applications, including fixed and mobile terminals, as well as pice and femto base stations. The multiple frequency bands enable equipment to be Multiple-Output (MIMO) technology. It illustrates the high degree of integration required by the latest wireless standards, incorporating mable baseband filters and digital circuitry for control and calibration. (Photo credit PMC-Sterra, the premier Internet infrastructure substitutes and provider. NASDAQ:PMCS) Circuits: Analog (Active-loaded Differential Amplifier). Digital (CMOS Inverter).

Printing number: 987654321

Printed in the United States of America on acid free paper

BRIEF TABLE OF CONTENTS

Preface xxii

PART | DEVICES AND BASIC CIRCUITS 2

- 1 Signals and Amplifiers 4
- 2 Operational Amplifiers 52
- 3 Semiconductors 124
- 4 Diodes 164
- 5 MOS Field-Effect Transistors (MOSFETs) 230
- 6 Bipolar Junction Transistors (BJTs) 350

PART II INTEGRATED-CIRCUIT AMPLIFIERS 490

- 7 Building Blocks of Integrated-Circuit Amplifiers 492
- 8 Differential and Multistage Amplifiers 586
- 9 Frequency Response 686
- 10 Feedback 802
- 11 Output Stages and Power Amplifiers 910
- 12 Operational Amplifier Circuits 974

PART III DIGITAL INTEGRATED CIRCUITS 1058

- 13 CMOS Digital Logic Circuits 1060
- 14 Advanced MOS and Bipolar Logic Circuits 1142
- 15 Memory Circuits 1202

PART IV FILTERS AND OSCILLATORS 1252

- 16 Filters and Tuned Amplifiers 1254
- 17 Signal Generators and Waveform-Shaping Circuits 1334

Appendixes

- A VLSI Fabrication Technology A-1 (on DVD)
- B SPICE Device Models and Design and Simulation Examples Using PSpice® and Multisim™ B-1 (on DVD)
- C Two-Port Network Parameters C-1 (on DVD)
- D Some Useful Network Theorems D-1 (on DVD)
- E Single-Time-Constant Circuits E-1 (on DVD)
- F s-Domain Analysis: Poles, Zeros, and Bode Plots F-1 (on DVD)
- G Bibliography G-1 (on DVD)
- H Standard Resistance Values and Unit Prefixes H-1
- Answers to Selected Problems I-1



TABLE OF CONTENTS

Preface xxii

PART DEVICES AND BASIC CIRCUITS 2

1	Signals	and	Amplifiers	4
	Sidilais	CHILDRE	Title building	

Introduction 5

- 1.1 Signals 6
- 1.2 Frequency Spectrum of Signals 9
- 1.3 Analog and Digital Signals 11
- 1.4 Amplifiers 14
 - 1.4.1 Signal Amplification 14
 - 1.4.2 Amplifier Circuit Symbol 15
 - 1.4.3 Voltage Gain 15
 - 1.4.4 Power Gain and Current Gain 16
 - 1.4.5 Expressing Gain in Decibels 17
 - 1.4.6 Amplifier Power Supplies 17
 - 1.4.7 Amplifier Saturation 19
 - 1.4.8 Symbol Convention 20
- 1.5 Circuit Models for Amplifiers 21
 - 1.5.1 Voltage Amplifiers 22
 - 1.5.2 Cascaded Amplifiers 24
 - 1.5.3 Other Amplifier Types 26
 - 1.5.4 Relationships Between the Four Amplifier Models 27
 - 1.5.5 Determining R, and R, 27
 - 1.5.6 Unilateral Models 28
- 1.6 Frequency Response of Amplifiers 30
 - 1.6.1 Measuring the Amplifier Frequency Response 30
 - 1.6.2 Amplifier Bandwidth 31
 - 1.6.3 Evaluating the Frequency Response of Amplifiers 31
 - 1.6.4 Single-Time-Constant Networks 33
 - 1.6.5 Classification of Amplifiers Based on Frequency Response 38

Summary 41

Problems 42

2 Operational Amplifiers 52

Introduction 53

- 2.1 The Ideal Op Amp 54
 - 2.1.1 The Op-Amp Terminals 54
 - 2.1.2 Function and Characteristics of the Ideal Op Amp 55
 - 2.1.3 Differential and Common-Mode Signals 57
- 2.2 The Inverting Configuration 58
 - 2.2.1 The Closed-Loop Gain 59
 - 2.2.2 Effect of the Finite Open-Loop
 Gain 61
 - 2.2.3 Input and Output Resistances 62
 - 2.2.4 An Important Application: The Weighted Summer 65
- 2.3 The Noninverting Configuration 67
 - 2.3.1 The Closed-Loop Gain 67
 - 2.3.2 Effect of the Finite Open-Loop Gain 69
 - 2.3.3 Input and Output Resistances 69
 - 2.3.4 The Voltage Follower 69
- 2.4 Difference Amplifiers 71
 - 2.4.1 A Single Op-Amp Difference Amplifier 72
 - 2.4.2 A Superior Circuit: The Instrumentation Amplifier 76
- 2.5 Integrators and Differentiators 80
 - 2.5.1 The Inverting Configuration with General Impedances 80
 - 2.5.2 The Inverting Integrator 82
 - 2.5.3 The Op-Amp Differentiator 87
- 2.6 DC Imperfections 88
 - 2.6.1 Offset Voltage 89
 - 2.6.2 Input Bias and Offset Currents 93
 - 2.6.3 Effect of V_{os} and I_{os} on the Operation of the Inverting Integrator 96
- 2.7 Effect of Finite Open-Loop Gain and Bandwidth on Circuit Performance 97
 - 2.7.1 Frequency Dependence of the Open-Loop Gain 97

- 273 Frequency Response of the Closed-Loop Amplifier 99
- 2.8 Large-Signal Operation of Op Amps 102
 - 2.8.1 Output Voltage Saturation 702
 - 2.8.2 Output Current Limits 102
 - 2 8 3 Slew Rate 104
 - 184 Full-Power Bundwidth 106

Summary 107

Problems 108

3 Semiconductors 124

Introduction 725

- 3.) Intrinsic Semiconductors 125
- 3.2 Doped Semiconductors (26)
- 3.3 Current Flow in Semiconductors 152
 - 3.3.1 Drift Current 152
 - 132 Diffusion Current 135
 - 3.3.5 Relationship Between D and p. 138
- 3.4 The pri Junction with Open-Cucuit Terminals (Equilibrium) 138
 - 14 i Physical Structure 138
 - 3.1.2 Operation with Open-Circuit ferminals 139
- 3.5 The pro Junetion with Applied Voltage 145
 - 3.5.1 Qualitative Description of Jungtion
 - 15.2 The Current-Voltage Relationship of the Junction 147
 - 3.3. Reverse Breakdown 152
- 16 Capacitive Esteed in the pn June poin 154
 - 3.6.1 Depletien or Junction Capacitance 154
 - 3 6.2 Diffusion Capacitance (Sa.

Summary 157

Problems 184

4 Diodes 164

farrouge turn ters

- 4.1 The literal Dunle 160
 - 4 1.1 Current Voltage Churacteristic los-
 - 4) 2 A Sumple Application Tre-Recuber 167
 - 4 (3 Another Application, Dixte Logic Contr. 170
- 4.2. Terminal Chimasterodics of Junction Dientes 171
 - 42 | The Forward Bros Region 175
 - 4.2.2 The Reverse-Him Region 178. 42.3 The Resolution r Region 178.

- 4.3 Modeling the Diode Forward Characteristic 179
 - 4.3.1 The Exponential Model 179
 - 4.3.2 Graphical Analysis Using the Exponential Model 480
 - 433 Iterative Analysis Using the Exponential Model 180
 - 434 The Need for Rapid Analysis 181
 - 4.3.5 The Constant-Voltage-Drop Model 181
 - 436 The Ideal-Diode Model 183
 - 4 3.7 The Small-Signal Model 184
 - 4.3 8 Use of the Diode Forward Drop in Voltage Regulation 187
- 14 Operation in the Reverse Breakdown Region - Zener Diodes 189
 - 4.4.1 Specifying and Modeling the Zener Diode 190
 - 442 Use of the Zener as a Shunt Regulator 191
 - 4.4.3 Temperature Effects 194
 - 444 A Final Remark 194
- 4.5 Rectifier Circuits 194
 - 45.1 The Half-Wave Rectifier 198
 - a 5.2 The Full-Wave Rectifier 197
 - 453 The Bridge Rectifier 199
 - 454 The Rectifier with a Filter Capacitor—The Peak Recufier 200
 - 455 Precision Half-Wave Rectifier The Super Diode 206
- 4.6 Limiting and Clamping Circuits 207
 - 4.6.1 Limiter Circuits 207
 - 4.6.2 The Clamped Capacitor or DC Restorer 210
 - 463 The Voltage Doubler 212
- 4.7 Special Diode Types 213
 - 471 The Schottky-Barrier Diode (SBD) 213
 - 4.7.2 Varactors 214
 - 4.7.3 Photodiodes 214
 - 4.74 Light-Emitting Diodes (LEDs) 214

Summary 215

Problems 316

5 MOS Field-Effect Transistors (MOSFETs) 230

Introduction 231

5.1 Device Sinicture and Physical Operation 232

- 5.1.1 Device Structure 252
- 5.1.2 Operation with Zero Cafe. Voltage, 234
- 5.1.3 Creating a Channel for Current Flow 2.34
- 514 Applying a Small Co. 236
- 5.1.5 Operation as v_{o.} is Increased 237
- 5.1.6 Operation for $\phi_0 \gtrsim \tau = 242$
- 5.1.7. The p-Channel MOSEFT 244
- 5.1 K. Complementary MOS or CMOS 246
- 5 1 9 Operating the MOS Transistor in the Subthreshold Region 246
- 5.2 Current Voltage Characteristics 247
 - 5.2.1 Circuit Symbol 247
 - 5.2.2 The quality Characteristics 248
 - 5.2.3 The r. vox Characteristic 250
 - 5.2.4 Limite Output Resistance in Saturation (253)
 - 5.2.5 Characteristics of the *p* Channel MOSTEL 256
- 5.3 MOSEL L Circuits at DC 258
- 5.4 Applying the MOSLET in Amylitical Design 268
 - 5.4.1 Obtaining a Voltage Amplifier 268
 - 5.4.2 The Voltage Transfer Characteristic (VTC) 268
 - 5.4.3 Brasing the MOSFET to Obtain Linear Amplification 269
 - 5.4.4 The Small-Signal Voltage Gain 270
 - 5.4.5 Determining the VTC by Graphical Analysis 274
 - 5.4.6 Locating the Bias Point Q 275
- 5.5 Small-Signal Operation and Models 276
 - 5.5 | The DC Bias Point 276
 - 5 5.2 The Signal Current in the Drain Terminal 277
 - 5 × 3 Voltage Gain 279
 - 5.5.4 Separating the DC Analysis and the Signal Analysis 279
 - 5.5.5 Small-Signal Equivalent Circuit Models 280
 - 5.5.6 The Transconductance g_m 282
 - 5 5 7 The T Equivalent Circuit Model 287
 - 5.5.8 Summary 290
- 56 Basic MOSFET Amplifier

Configurations 291

- 561 The Three Basic Configurations 292
- 5.6.2 Characterizing Amplitiers 293
- 5 6.3 The Common-Source

Configuration 294

- 5.6.4 The Common-Source Amplifier with a Source Resistance 297
- 5.6.5 The Common-Gate Amplifier 300
- 5.6 6 The Common-Drain Amplifier or Source Follower 302
- 5.6.7 Summary and Comparisons 305
- 5.7 Brasing in MOS Amplifier Circuits 306
 - 5.7 1 Biasing by Fixing V_{GS} 307
 - 5.7.2 Biasing by Fixing V_c and Connecting a Resistance in the Source 308
 - 5.7.3 Brasing Using a Drain-to-Gate Feedback Resistance 311
 - 5.7.4 Brasing Using a Constant-Current Source 312
 - 5.7.5 A Final Remark 314
- 5.8 Discrete-Circuit MOS Amplifiers 314
 - 5.8.1 The Basic Structure 314
 - 5 8.2 The Common-Source (CS)
 Amplifier 316
 - 5.8.3 The Common-Source Amplifier with a Source Resistance 318
 - 5.8.4 The Common-Gate Amplifier 318
 - 5.8.5 The Source Follower 321
 - 5.8.6 The Amplifier Bandwidth 322
- 5.9 The Body Effect and Other Topics 323
 - 5.9.1 The Role of the Substrate—The Body Effect 323
 - 5.9.2 Modeling the Body Effect 324
 - 5.9.3 Temperature Effects 325
 - 5.9.4 Breakdown and Input Protection 325
 - 5.9.5 Velocity Saturation 326
 - 5.9.6 The Depletion-Type MOSFET 326

Summary 328

Problems 324

6 Bipolar Junction Transistors (BJTs) 350

Introduction 351

6.1 Device Structure and Physical

Operation 352

- 6.1.1 Simplified Structure and Modes of Operation 352
- 6.1.2 Operation of the *upn* Transistor in the Active Mode 353
- 6 | 3 Structure of Actual Transistors 361
- 6 F4 Operation in the Saturation Mode 362

- 6-1-5. The pro-Transistor 364.
- 6.2 Current Voltage Characteristics 365
 - 6.2.1 Circuit Symbols and Conventions (65)
 - 622 Graphica Representation of Transistor Characteristics, 370
 - 6.2.5 Dependence of root the Codector Voltage The Farly Effect 371
 - 6.2.4. An Alternative Form of the Common Emitter Character stics 374
- 6.3. BH Circuits at DC 378
- 6.4 Applying the BJT in Amphilier Design 396
 - 6.4.1. Obtaining a Voltage Amp ther 395
 - 6.4.2 The Veltage Transfer Characteristic (17C) 30"
 - 6.1.3 Biasing the BH to Oblair Luicar. Amplification 395
 - 6.4.4 The Small Signal Voltage Gain, 300
 - 6.4.5 Determining the VIC by Traphical Anarysis 401
 - 6.4.6.1 scaling he Bras Pein Q 102
- 6.5. Small Signal Operation and Models, 103
 - The Collector Current and the Transconductance 404
 - 653 The Base Corrent and the Input Resistance at the Base 406
 - The Limiter Current and the Input 653 Resistance at the Emitter, 407
 - 6 5 4 Voltage Gain 405
 - Separating the Signal and the DC Quantities 409
 - 656 The Hybrid 7 Model 410
 - 45 8 7 The I Model +1
 - 688 Small Signal Models of the pup. Transistor 412
 - 1,54 Application of the Small Signal. I quivilent Cremts 412
 - 6.5.10 Performing Small Signal Analysis D rectty on the Utreat Diagram (a)
 - 15 5 1 Angmenting the Small Signal Mode to Account for the Early Effect 430
 - 6.5.12 Summar, 422
- 66 Rasic BH Amplifier Configurations, 122
 - 664 The Three Risis Configurations 424
 - 6.6.2 Character zine Ampliners 428
 - 663 The Common Emitter Amphilier 42.
 - 664 The common funtier Amplifier with

- an Emitter Resistance, 432
- 6.6.5 The Common-Base (CB) Amphitier 436
- 6.6.6 The Common-Collector Amplifier of Emitter bo lower 438
- 6.6.7 Summary and Comparisons 445
- 6.7 Busing in BIT Amplifier Circuits 446
 - 6.7.1 The Classical Discrete-Circuit Bissing Arrangement 447
 - 6.7.2 A Two-Power-Supply Version of the Classical Bias Arrangement 450
 - 6.7.3 Biasing Using a Collector-to-Base Feedback Resistor 451
 - 6.7.4 Brasing Using a Constant-Current Source 452
- 6.8 Discrete-Circuit BJT Amplifier 453
 - 6.8.1 The Basic Structure 453
 - 6.8.2 The Common-Emitter Amplifier 455
 - 6.8.3 The Common-Emitter Amplifier with an Emitter Resistance 457
 - 6.8.4 The Common-Base Amplifier 459
 - 6.8.5 The Emitter Follower 460
 - 6.8.6 The Amplifier Frequency Response 461
- 6.9 Transistor Breakdown and Temperature Effects 463
 - 6.9.1 Transistor Breakdown 463
 - 6.9.2 Dependence of β on l_{ϵ} and Temperature 464

Summary 465

Problems 466

PART II INTEGRATED-CIRCUIT AMPLIFIERS 490

7 Building Blocks of Integrated-**Circuit Amplifiers**

Introduction 493

- 7.1 IC Design Philosophy 494
- 7.2 The Basic Gain Cell 495
 - 7.2.1 The CS and CE Amplifiers with Current-Source Loads 495
 - 7.2.2 The Intrinsic Gain 496
 - 7.2.3 Effect of the Output Resistance of the Current-Source Load 499
 - 7.2.4 Increasing the Gain of the Beste Cell 505

7	2	The C	ascode	Amplifier	506
	- 2	I IIL V	ALLE THE	Tressburger	

- 7.3.1 Cascoding 506
- 7.3.2 The MOS Cascode 301
- 7.3.3 Distribution of Veltage Gair in a Cascode Amplifier 514
- 7.3.4. The Output Resistance of a Source. Degenerated CS Amplifier 517
- 7.3.5 Double Cascoding, 518
- 7.3.6 The Folded Cascode, 519
- 7 3,7 The BJT Cascode 520
- 7 3.8 The Output Resistance of an Emitter-Degenerated CE Amplifier 524
- 7 3 9 BiCMOS Cascodes 525
- 7.4 IC Brasing—Current Sources, Current Mirrors, and Current-Steering Circuits 526
 - 7.4.1 The Basic MOSEET Current Source 527
 - 7.4.2 MOS Current-Steering Circuits 530
 - 7,4.3 BJT Circuits 532
- 7.5 Current-Mirror Circuits with Improved Performance 537
 - 7.5.1 Cascode MOS Mirrors 538
 - 7.5.2 A Bipolar Mirror with Base-Current Compensation 539
 - 7.5.3 The Wilson Current Mirror 539
 - 7.5.4 The Wilson MOS Mirror 542
 - 7.5.5 The Widlar Current Source 543
- 7.6 Some Useful Transistor Pairings 546
 - 7.6.1 The CC-CE, CD-CS, and CD CE Configurations 546
 - 7.6.2 The Darlington Configuration 549
 - 7.6.3 The CC-CB and CD-CG Configurations 550

Summary 553

Appendix 7.A Comparison of the MOSFET and BJT 554

- 7.A.1 Typical Values of IC MOSFET Parameters 554
- 7.A.2 Typical Values of IC BJT Parameters 556
- 7.A.3 Comparison of Important Characteristics 557
- 7.A.4 Combining MOS and Bipolar Transistors BiCMOS Circuits 568
- 7.A.5 Validity of the Square-Law MOSFET Model 569

Problems 569

8 Differential and Multistage Amplifiers 586

Introduction 5587

- 8.1 The MOS Differential Pair 588
 - 8.1.1 Operation with a Common-Mode Input Voltage 589
 - 8.1.2 Operation with a Differential Input Voltage 593
 - 8.1.3 Large-Signal Operation 594
- 8.2 Small-Signal Operation of the MOS Differential Pair 599
 - 8.2.1 Differential Gain 599
 - 8.2.2 The Differential Half-Circuit 601
 - 8.2.3 The Differential Amplifier with Current-Source Loads 603
 - 8.2.4 Cascode Differential Amplifier 604
 - 8.2.5 Common-Mode Gain and Common-Mode Rejection Ratio (CMRR) 605
- 8.3 The BJT Differential Pair 612
 - 8.3.1 Basic Operation 613
 - 8 3.2 Input Common-Mode Range 615
 - 8.3.3 Large-Signal Operation 616
 - 8.3.4 Smail-Signal Operation 618
 - 8.3.5 Common-Mode Gain and CMRR 624
- 8.4 Other Nonideal Characteristics of the Differential Amphifier 629
 - 8.4.1 Input Offset Voltage of the MOS Differential Amplifier 629
 - 8.4.2 Input Offset Voltage of the Bipolar Differential Amphifier 632
 - 8.4.3 Input Bias and Offset Currents of the Bipolar Differential Amplifier 634
 - 8.4.4 A Concluding Remark 635
- 8.5 The Differential Amplifier with Active Load 635
 - 8.5 1 Differential to Single-Ended Conversion 636
 - 8.5.2 The Active-Loaded MOS Differential Pair 637
 - 8.5.3 Differential Gain of the Active-Loaded MOS Pair 638
 - 8.5.4 Common-Mode Gain and CMRR 641
 - 8.5.5 The Bipolar Differential Pair with Active Load 644
- 8.6 Multistage Amplihers 651
 - 8 6.1 A Two-Stage CMOS Op Amp 651
 - 8.6.2 A Bipolar Op Amp 657

Summay 1866 Problems entil

9 Frequency Response 686

Introduction 687

9.1. Low-Erequency Response of the CS and CF Amphibers con-

411 The CS Angilater 689

9. 2 The Cl Amphilier 694

9.2. Internal Capacitive Effects and the High-Proquency Model of the MOSET Land the

921 The MOSIET on

433 The BFT 700

u. F. Hart Arequenes Response of the U.S. and CF Amphitiers 211

934 The Common Source Amplifier 212

952 The Common-Emilier Amplifier 3

9.4.4 setin Tools for the Analysis of the High Crequency Response of Amplifiers 220

941 The High Enquency Gain function 3

0.12 Determining the 3 dB Frequency 7. 721

94 (Lang Open Circuit Time Constants for the Approximate Determination nl/, 274

9.4.4 Millions Theorem 227

u.s. A.C. loser Look at the High Engineery Response of the Count (1 Amplifiers 24)

954. The Equivalent Cueum 231

952 Analysis I sinc Miller -Theorem 22

9.5.3. Analysis Using Open Circuit Ding. Constants 745

454 Fract Analyst 737

u.s.s. Adapting the Formulas for the Case of the CE Amphifer 741

9.5.6. The Situation when R is how 34?

9.6 High Locquency Response of the City and Lascode Amplifiers, 747

Oh) High Frequency Response of the CG. Amphilier 746

9 h 2. High Frequency Response of the MOS Cascode Amphitier 780

963 High En quency Response of the Ripidar Cascode Amplifier 155

9.7. High Frequency Response of the Source and I numer followers the

9.2.1. The Source Follower 286

9.7.2 The Emitter Follower 258

98 High Frequency Response of Uniterential Ampithers 760

981 Analysis of the Resistively Loaded MOS Amplifter 760

48.2 Analysis of the Active-Loaded MOS Ampulier 765

49 Other Wideband Amplifier

Configurations 770

441 Obtaining Wideband Amplification hy Source and Emitter Degeneration 770

992 The CD CS CC-CE and CD-CE Configurations 773

49 The CC-CB and CD-CG Configurations 777

9 10 High-frequency Response of Multistage Amphitiers 779

9.10.1 Frequency Response of the Two-Stage CMOS Op Amp 780

9.10.2 Frequency Response of the Bipolar Op Amp of Section 8 6.2, 783

Summers 784 Problems 785

10 Feedback 802

Introduction 80 .

10.1 The General Feedback Structure 804

10.2 Some Properties of Negative Feedback x09

10.2.1 Gain Desensitivity 809

10.2.2 Bandwidth Extension 810

10.2 3 Noise Reduction 811

10.2.4 Reduction in Nonlinear Distortion 813

Iti Ulhe Four Basic Feedback Tep-doen's \$14

10.3 1 Voltage Amplifiers 814

10.3.2 Current Amplifiers 816

in 3.3 Transconductance Amplifters 819

10.3.4 Transresistance Amplifiers 821

10.3.5 A Concluding Remark 822

10.4 The Feedback Voltage Ampli no exercise Shunt) 823

10.41 The Ideal Case 823

10.4.2 The Practical Case 825

10.4.3 Summary 827

10.5 The Feedback Transconductance-Amplifier (Series-Series) 834

- po 5.1. The Ideal Case 834
- 10.5.2. The Practical case 856.

10.5 3 Summary 336

- 10.6 The Feedback Transfesistance Amptaint (Shint Shint) 846
 - 10.6.1. The Ideal Case Sat
 - 10.6.2. The Practical Case 848

10 h 3. Summary 855

- 4.7 The Feedback Corner Complete: (Shout Series), 855
 - 10.7.1. The Ideal Case 855
 - 10 7.2. The Practical Case (Sh.
- 10.8 Summary of the Feedback Analysis.
 Method Ses
- [09] Desermining the Loop Gain, 867
 - 10.9 An Alternative Approach for Finding 37 - 365
 - 10.9.2 Equivalence of Circuits from a Feedback-Loop Point of View 366.
- 10 10. The Stability Problem 868.
 - 10 10 1 The Transfer Function of the Feedback Amplifier 868
 - 10 10,2 The Nyquist Plot 869
- 10.11 Effect of Feedback on the Amplifier Poles 870
 - 10 rf 1 Stability and Pole Location 871
 - 10.11.2 Poles of the Feedback Amphher 872
 - 10.11.3 Amphher with a Single-Pole Response 872
 - 10 11.4 Amplifier with a Two-Pole Response 873
 - 10.11.5 Amplifier with Three or More Poles 877
- 10.12 Stability Study Using Rook, 13 day 12
 - 10.12 1 Gain and Phase Margins 879
 - 10.12.2 Effect of Phase Margin on Closed-Loop Response 880
 - 10.12.3 An Alternative Approach for Investigating Stability 881
- 10.13 Frequincy Compensation 884
 - 10 13 1 Theory 884
 - 10,13.2. Implementation 885
 - 10.13.3 Miller Compensation and Pole Splitting 886

Summary 890

Problems son

11 Output Stages and Power Amplifiers 910

Introduction 911

- 11.1 Classification of Output Stages 912
- 11.2 Class A Output Stage 913
 - 11.2.1 Transfer Characteristic 913
 - 11.2.2 Signal Waveforms 915
 - 11.2.3 Power Dissipation 915
 - 11.2.4 Power Conversion Efficiency 917.
- 11.3 Class B Output Stage 918
 - 11.3.1 Circuit Operation 918
 - 11.3.2 Transfer Characteristic 919
 - 11.3.3 Power-Conversion Efficiency 920
 - 11.3.4 Power Dissipation 921
 - 11.3.5 Reducing Crossover Distortion 923
 - 11.3.6 Single-Supply Operation 924
- 11.4 Class AB Output Stage 924
 - 11.4.1 Circuit Operation 924
 - 11.4.2 Output Resistance 926
- 11.5 Brasing the Class AB Circuit 929
 - 11.5.1 Brasing Using Diodes 929
 - 11.5.2 Brasing Using the V_{tt}. Multiplier 931
- 11.6 CMOS Class AB Output Stages 933
 - 11.6.1 The Classical Configuration 933
 - 11.6.2 An Alternative Circuit Utilizing
 Common-Source Transistors 936
- 11.7 Power BIT's 943
 - 11.7.1 Junction Temperature 944
 - 11.7.2 Thermal Resistance 944
 - 11.7.3 Power Dissipation versus Temperature 944
 - 11.7.4 Transistor Case and Heat Sink 946
 - 11.75 The BJI Safe Operating Area 949
 - 11.7.6 Parameter Values of Power Transistors 950
- 11.8 Variations on the Class AB

Configuration 950

- 11.8.1 Use of Input Emitter Followers 951
- 11 8 2 Use of Compound Devices 452
- 11.8.3 Short-Circuit Protection 954
- 11.8.4 Thermal Shutdown 955
- 11.9 IC Power Amplifiers 955
 - 11.9.1 A Fixed-Gain IC Power Amplifier 456
 - 11.9.2 Power Op Amps 960
 - 11.9 3 The Bridge Amphilier 960

12.4.f. Reference Bias Current, 1007 11/10/MOS Power Fransistors 962 12.4.2 Input-Stage Bias 1007 11 10 1 Structure of the Power 12.4.3. Input Bias and Offset MOSFLT 962 Currents 1010 11/10/2 Characteristics of Power 1244 Input Offset Voltage 1010 MOSELTS 963 12.4.5 Input Common-Mode Range 1010 11/10/3 Temperature Effects 964 11-10.4 Comparison with BJTs 965 12.4.6 Second Stage Bias 1011 11/10/5 A Class AB Output Stage 12.4.7 Output-Stage Bias 1011 Utilizing Power MOSFETs 965 12.4.8 Summary 1012 Summary 967 12.5 Small Signal Analysis of the 741, 1013 Problems 968 12.5.1 The Input Stage 1013 12.5.2 The Second Stage 1019 1253 The Output Stage 1022 12 Operational Amplifier 12.6 Gain, Frequency Response, and Slew Rate Circuits 974 of the 741 1026 Introduction 975 12 6 1 Small-Signal Gain 1026 12.1 The Two Stage CMOS Op Amp 976 12.6.2 Frequency Response 1027 12.1.1 The Circuit 977 12 6 3 A Simplified Model 1028 12.1.2. Input Common Mode Range and 12.6.4 Slew Rate 1029 Output Swing 927 1265 Relationship Between f, and 12 13 Voltage Gam 978 12.1.4 Common Mode Rejection Ratio SR 1030 12.7 Modern Techniques for the Design of BJT (CMRR) 981 Op Amps 1031 12 F5 Frequency Response 9x1 12.7.1 Special Performance 12 1 6 Slew Rate 984 12 17 Power Supply Rejection Ratio. Requirements 1031 12 7 2 Bias Design 1033 (PSRR) 986 12.7.3 Design of Input Stage to Obtain 12.1.8 Design Tradeoffs, 987 12.2 The Folded Cascode CMOS Rail-to-Rail V_{ICM} 1035 1274 Common-Mode Feedback to Op \mp 991 12.2.1. The Cucuit 991 Control the DC Voltage at the 12.2.2. Input Common Mode Range and Output of the Input Stage 1041 Ontput Swing 993 12.75 Output-Stage Design for Near 12.2.3 Voltage Gain 994 Rail to Rail Output Swing 1045 12/2/4 Frequency Response 996 Summary 1050 12.25 Slew Rate 1992 Problems 1051 12.2.6 Increasing the Input Common Mode Range Rail to Rail Input Operation 999 PART II DIGITAL INTEGRATED 12.2.7 Increasing the Output Voltage CIRCUITS 1058 Range The Wide Swing Current Mirror 1000 12.3 The 741 Op. Amp Circuit 2002. 13 CMOS Digital Logic Circuits 12.3.1. Bras Circuit 1002 Introduction 1061 12/3/2 Short Circuit Protection 13.1 Digital Logic Inverters 1062 Circuity Inst 1311 Function of the Inverter 1062 1233 The Input Stage 1004

12/3/4. The Second Stage. 1004.

12.3.5. The Output Stage, 1005.

12.3.6 Device Parameters fins

12.4 DC Analysis of the 741 1006

1060

1312 The Voltage Transfer

13 1 3 Noise Margins 1064

13 | 4 The Ideal VTC 1066

1315

13.16 Power D

Characteristic (VTC) 1062

Inverter Implementation 1066

13 1 7 Propagation Delay 1080	14.1.1 The Pseudo-NMOS Inverter 1144
13.1.8 Power Delay and Energy Delay	14.1.2 Static Characteristics 1145
Products 1084	14.1.3 Derivation of the VTC 1146
13 L9 Silicon Area 1088	14.1.4 Dynamic Operation 1149
13.1.10 Digital IC Technologies and	14.1.5 Design 1149
Legic Circuit Families 1086	14.1.6 Gate Circuits 1150
13.1.11 Styles for Digital System	14.1.7 Concluding Remarks 1150
Design 1088	14.2 Pass-Transistor Logic Circuits 1152
3.1.12 Design Abstraction and	14.2.1 An Essential Design
Computer A ds 1088	Requirement 1153
2 The CMOS Inverter 1089	14.2.2 Operation with NMOS Transistors
13.2 Circuit Operation 1089	as Switches 1154
3.2.2 The Voltage-Transfer	14.2.3 Restoring the Value of V_{on} to
Characteristic 1092	V _{DE} 1158
1323 The Situation When Q_{γ} and Q_{ρ} are	14 2.4 The Use of CMOS Transmission
Not Matched 1094	Gates as Switches 1159
3 Dynamic Operation of the CMOS	14 2.5 Pass-Transistor Logic Circuit
Inverter 1098	Examples 1164
13.3.1 Determining the Propagation	14 2.6 A Final Remark 1166
Delay 1099	14.3 Dynamic MOS Logic Circuits 1166
1332 Determining the Equivalent Load	14.3.1 The Basic Principle 1167
Capacitance C 11(4	14.3.2 Nonideal Effects 1170
13 3.3 Invener Sizing 1107	14.3.3 Domino CMOS Logic 1173
13.3.4 Dynamic Power Dissipation 1109	14.3.4 Concluding Remarks 1175
4 CMOS Logic-Gate Circuits 1110	14.4 Emitter-Coupled Logic (ECL) 1175
13.4.1 Basic Structure 1110	14.4.1 The Basic Principle 1175
13.4.2 The Two-Input NOR Gate 1113	14.4.2 ECL Families 1176
13.4.3 The Two-Input NAND Gate 1114	14,4,3 The Basic Gate Circuit 1177
13.4.4 A Complex Gate 1115	14.4.4 Voltage-Transfer
13.4.5 Obtaining the PUN from the PDN	Characteristics 1180
and Vice Versa 1115	14.4.5 Fan-Out 1185
13.4.6 The Exclusive-OR Function 1115	14.4.6 Speed of Operation and Signal
13.4.7 Summary of the Synthesis	Transmission 1385
Method 1117	14.4.7 Power Dissipation 1186
13.4.8 Transistor Sizing 1117	[4,4.8 Therma Effects 1187
13.4.9 Effects of Fan-In and Fan-Out on	14,4.9 The Wired-OR Capability 1190
Propagation Delay 1121	14,4.10 Final Remarks 1190
-5 Implications of Technology Scaling	14.5 BiCMOS Digital Circuits 1190
Issues in Deep-Submicron Design 1122	14.5.1 The BiCMOS Inverter 1191
13.5.1 Scaling Implications 1123	14.5.2 Dynamic Operation 1193
13.5.2 Velocity Saturation 1124	14.5.3 BiCMOS Logic Gates 1193
13.5.3 Subthreshold Conduction 3129	Summary 1195

14 Advanced MOS and Bipolar Logic Circuits 1142

Introduction 1143

Sum nary 1132

Problems 1134

13

13

13

14.1 Pseudo-NMOS Logic Circuits 1144

13.5.3 Subthreshold Conduction 1129

13.5.4 Wiring—The Interconnect 1130

15 Memory Circuits 1202

Introduction 1203

Problems 1196

15.1 Latches and Flip-Flops 1204

15.1 1 The Latch 1204

15 1.2 The SR Flip-Flop 1206

15.1.3 CMOS Implementation of SR Flip-Flops 1207

PAR

16

15.1.4 A Simpler CMOS Implementation	16.5 The Second-Order LCR Resonator 1279
15.1.4 A Simpler CiviO3 implementation	16.5.1 The Resonator Natural
of the Clocked SR Flip-Flop 1211	Modes 1279
15.1.5 D Flip-Flop Circuits 1212	16.5.2 Realization of Transmission
15.2 Semiconductor Memories: Types and	Zeros 1280
Architectures 1214	16.5.3 Realization of the Low-Pass
15.2.1 Memory-Chip Organization 1215	Function 1280
15.2.2 Memory-Chip Timing 1217	16.5.4 Realization of the High-Pass
15.3 Random-Access Memory (RAM)	Function 1282
Cells 1217	16.5.5 Realization of the Bandpass
15.3.1 Static Memory (SRAM) Cell 1218	Function 1282
15.3.2 Dynamic Memory (DRAM)	16.5.6 Realization of the Notch
Cell 1225	Functions 1282
15.4 Sense Amplifiers and Address	16.5.7 Realization of the All-Pass
Decoders 1227	Function 1284
15.4.1 The Sense Amplifier 1227	16.6 Second-Order Active Filters Based on
15.4.2 The Row-Address Decoder 1235	
15.4.3 The Column-Address	Inductor Replacement 1285
Decoder 1237	16.6.1 The Antoniou Inductance-
15.4.4 Pulse-Generation Circuits 1238	Simulation Circuit 1285
15.5 Read-Only Memory (ROM) 1240	16.6.2 The Op Amp-RC Resonator 1286
15.5.1 A MOS ROM 1240	16.6.3 Realization of the Various Filter
15.5.2 Mask-Programmable ROMs 1242	Types 1288
15.5.3 Programmable ROMs (PROMs	16.6.4 The All-Pass Circuit 1289
and EPROMs) 1243	16.7 Second-Order Active Filters Based on the
Summary 1246	Two-Integrator-Loop Topology 1293
Problems 1247	16.7.1 Derivation of the Two-Integrator-
	Loop Biquad 1293
	16.7.2 Circuit Implementation 1295
TIV FILTERS AND	16.7.3 An Alternative Two-Integrator-
OSCILLATORS 1252	Loop Biquad Circuit 1297
	16.7.4 Final Remarks 1298
	16.8 Single-Amphifier Biquadratic Active
m=13.4	Filters 1299
Filters and	16.8.1 Synthesis of the Feedback
Tuned Amplifiers 1254	Loop 1299
Introduction 1255	16.8.2 Injecting the Input Signal 1302
16.1 Filter Transmission, Types, and	16.8.3 Generation of Equivalent
Specification 1256	Feedback Loops 1304
16.1.1 Filter Transmission 1256	16.9 Sensitivity 1307
16.1.2 Filter Types 1257	16.9.1 A Concluding Remark 1309
16.1.3 Filter Specification 1257	16.10 Switched-Capacitor Filters 1310
16.2 The Filter Transfer Function 1260	16.10.1 The Basic Principle 1310
16.3 Butterworth and Chebyshev Filters 1263	16.10.2 Practical Circuits 1312
16.3.1 The Butterworth Filter 1263	16.10.3 A Final Remark 1315
16.3.2 The Chebyshev Filter 1267	16.11 Tuned Amplifiers 1315
16.4 First-Order and Second-Order Filter	16.11.1 The Regio Bain 1.1.
Functions 1270	16.11.1 The Basic Principle 1315 16.11.2 Inductor Losses 1317
16.4.1 First-Order Filters 1271	16 11 3 Una of Texas 5
16.4.2 Second-Order Filter	16.11.3 Use of Transformers 1319
Functions 1271	16.11.4 Amplifiers with Multiple Tuned
	Circuits 1320

Waveforms 1366 17.6 Generation of a Standardized Pulse—

17.7 Integrated-Circuit Timers 1369 17.7.1 The 555 Circuit 1369

IC 1370

The Monostable Multivibrator 1367

17.7.2 Implementing a Monostable

Multivibrator Using the 555

1773 An Astable Multivibrator Using

Waveform-Shaping Circuits 1334	the 555 IC 1372
Introduction 1335	17.8 Nonlinear Waveform-Shaping
17.1 Basic Principles of Sinusoidal	Circuits 1374
Oscillators 1336	17.8.1 The Breakpoint Method 1375
17.1.1 The Oscillator Feedback	17.8.2 The Nonlinear-Amplification
Loop 1336	Method 1377
17 1.2 The Oscillation Criterion 1337	17.9 Precision Rectifier Circuits 1378
17.1.3 Nonlinear Amplitude Control 1339	17.9.1 Precision Half-Wave Rectifier-
17.1.4 A Popular Limiter Circuit for	The "Superdiode" 1378
Amplitude Control 1339	17.9.2 An Alternative Circuit 1379
17.2 Op-Amp-RC Oscillator Circuits 1342	17.9.3 An Application: Measuring AC
17.2.1 The Wien-Bridge Oscillator 1342	Voltages 1380
17.2.2 The Phase-Shift Oscillator 1344	17.9.4 Precision Full-Wave Rectifier 1382
17.2.3 The Quadrature Oscillator 1346	17 9.5 A Precision Bridge Rectifier for
17.2.4 The Active Filter-Tuned	Instrumentation Applications 1384
Oscillator 1347	17.9.6 Precision Peak Rectifiers 1385
17.2.5 A Final Remark 1349	17.9.7 A Buffered Precision Peak
17.3 LC and Crystal Oscillators 1349	Detector 1385
17.3.1 LC-Tuned Oscillators 1349	17.9.8 A Precision Clamping Circuit 1386
17.3.2 Crystal Oscillators 1353	Summary 1386
17.4 Bistable Multivibrators 1355	Problems 1387
17.4.1 The Feedback Loop 1355	
17.4 2 Transfer Characteristics of the	Appendixes 1396
Bistable Circuit 1356	VLSI Fabrication Technology (by Wai Tung
17.4.3 Triggering the Bistable	Ng) A-1 (on DVD)
Circuit 1358	B SPICE Device Models and Design and
17.4.4 The Bistable Circuit as a Memory	Simulation Examples Using PSpice* and
Element 1358	Multisim™ 8-1 (on DVD)
17.4.5 A Bistable Circuit with	C Two-Port Network Parameters C-1 (nn DVD)
Noninventing Transfer	D Some Useful Network Theorems D-1
Characteristics 1359	(on DVD)
17.4.6 Application of the Bistable Circuit	E Single-Time-Constant Circuits E-1 (on DVD)
as a Comparator 1360	F s-Domain Analysis: Poles, Zeros, and Bode
17.4.7 Making the Output Levels More	Plots F-1 (on DVD)
Precise 1361	G Bibliography G-1 (on DVD)
17.5 Generation of Square and Triangular	H Standard Resistance Values and Unit
Waveforms Using Astable	Prefixes H-1
Multivibrators 1363	Answers to Selected Problems I-1

Index IN-1

16.11.5 The Cascode and the CC-CB

Cascade 1321 16.11.6 Synchronous Tuning 1321

16.11.7 Stagger-tuning 1323

17.5.1 Operation of the Astable Multivibrator 1363

17.5.2 Generation of Triangular

Summary 1327

Problems 1328

17 Signal Generators and



TABLES

FOR REFERENCE AND STUDY

Table 1.1	The Four Amplifier Types 26
Table 1.2	Frequency Response of STC Networks 34
Table 2.1	Characteristics of the Ideal Op Amp 56
Fable 3.1	Summary of Important Equations in Semiconductor Physics 159
Table 5.1	Regions of Operation of the Enhancement NMOS Transistor 249
Table 5.2	Regions of Operation of the Enhancement PMOS Transistor 257
Table 5.3	Small-Signal Equivalent-Circuit Models for the MOSFET 290
Table 5.4	Characteristics of MOSFET Amplifiers 306
Table 6.1	BJT Modes of Operation 353
Table 6.2	Summary of the BJT Current-Voltage Relationships in the Active Mode 367
Table 6.3	Conditions and Models for the Operation of the BJT in Various Modes 379
Table 6.4	Small-Signal Models of the BJT 423
Table 6.5	Characteristics of BJT Amphifiers 446
Table 7.1	Gain Distribution in the MOS Cascode Amplifier for Various Value of R_L 516
Table 7.A.1	Typical Values of CMOS Device Parameters 554
Table 7.A.2	Typical Parameter Values for BJTs 556
Table 7.A.3	Comparison of the MOSFET and the BJT 557
Table 9.1	The MOSFET High-Frequency Model 706
Table 9.2	The BJT High-Frequency Model 711
Table 10.1	Summary of Relationships for the Four Feedback-Amplifier Topologies 864
Table 12.1	DC Collector Currents of the 741 Circuit (µA) 1013
Table 13.1	Important Parameters of the VTC of the Logic Inverter 1065
Table 13.2	Implications of Device and Voltage Scaling 1123
Table 13.3	Summary of Important Characteristics of the CMOS Logic Inverter 1133
Table 14.1	Regions of Operation of the Pseudo-NMOS Inverter 1147
Table 16.1	Design Data for the Second Order Circuits Based on Inductor Simulation 1292
Table 16.2	Design Data for the the Tow-Thomas Biquad 1298



PREFACE

Microelectroate Circuits, sixth edition, is intended as a text for the core courses in electronic circuits taught to majors in electrical and computer engineering. It should also prove useful to engineers and other professionals wishing to update the riknowledge through self-stads.

As was the case with the first five editions, the objective of this book is to cevelop in the reader the ability to analyze and design electronic circuits, both analog and digital, discrete and integrated. While the application of integrated circuits is covered, emphasis is placed or transistor circuit design. This is cone because of our belief that even if the majority of those studying this book were not to pursue a career in IC design, knowledge of what is usade the IC package would enable intelligent and innovative application of such chips. Farthermore, with the advances in VESI technology and design methodology. IC design itself is becoming accessible to an increasing number of engineers.

Prerequisites

The prerequisite for studying the material in this book is a flist course in circuit analysis. As a review, some linear circuits material is included here in the appendices specifically, two port network parameters in Appendix C, so no useful network theore is in Appendix D, single time constant circuits in Appendix E, and vidomain analysis in Appendix E. No prior knowledge of physical electronics is assumed. All required semicon factor device physics is included, and Appendix A provides a brief description of IC fabrication. All these appendices can be found on the DVD that accompanies this book.

Emphasis on Design

It has been our philosophy that circuit design is best tau fit by pointing out the valious trade offs available in selecting a circuit configuration and in selecting component values for a given configuration. The emphasis on design has been increased in this edition by including more design examples, surfultion examples, exercise problems, and end of chapter problems. Those exercises and end of chapter problems that are considered, design oriented are indicated with a D. Also, considerable material is provided on the most valuable design and SP CE, including Appendix B, which is available on the DVD so that it can be officied in so including Appendix B, which is available not crowding other topics out of the text.

New to This Edition

A the reliable opins sophs and pedagovical appreach of the first five editions have been retained, several thenses have been made to both organization and coverage

- Lour-Part Organization. The book has been reorganized into four Parts. Part Lines and Joseph Control of the provides a coherent and comprehensive congressmoster introductive course in electronics. Similarly, Part II. Integrated congressmoster introductive course in electronics. Similarly, Part II. Integrated congressmoster in the congress of completes. A presents a rich package of material automobile for a second course. Part III. Digital integrates of chapters. A Integrated control of the package of materials automobile after chapters. Mosho Island 6. 3 ITs. or even only 8 if the amphasis is on Mosho Island 6. 3 ITs. or even only 8 if the amphasis is on Mosho Island is a system only 10 deads with more greatly limits. Fair IV. 1969 and 8. and 9. Chapters 6.2. deads with more greatly implication arisened material that can be used to supplement a second course of analyzational part of a third. Durse or used is read again deference material to support student design and elects. More of course design and electronic material to support student design and elects. More of course design is given below.
 - Flexible organization. The rost important feature of the edition is to devible or ganization. Some manifestations of this flexibility are:
 - MOSEETs and BIT'S (Tapter's MOSETETS) and chapter hill Bit are written to be completely independent of each offer and these in being the in-shadeser order the instructor tesires. Because if closes that the base identical irrictures the chapter taught second can be covered much faster.
 - * Robust Digital Coverage. The higher natural has been at under the other in the new third. If speaked in this panded it and he is mediate into us points in the first or should have a Valuation of the third on he two transitionings. Chapter is and how more use Chapter is and how more used Chapter is and how more digital electronics today is MOS-based.
 - * Semiconductors as Needed. The required natural on semiconductor of the has been prouped to reflect the next chapter of hapter of that can be but the supples of assigned as cadant hater as depending or he backer and it he shall fits not be instructor, eaching office opin. The chapter service is a primer in the basic of a coeff short to end upon whether students have had a prior course in semiconductors.
 - Op-amps Answhere The pump tapter Chapter Chapter I in he tad in it in a next the first recondition of wakapped it perpet if international sensent in other courses.
 - Frequency Response The national in an animal of requence especies has been in update of their number of the hapter of the chapter of animous in the value has a case of the order of the order of the national of the nation
 - Must Cover? Topics burst. Facing Japanes of compact so that the color and mistico or topic are a acre in a cad neuron peculic ed materia, appears at More presament material and improve, appearing the facing peculical material and improve, appearing that is a first mating of the facing start of a concepts, they can return to these improved that specially referred topic.

- 3 Streamlined MOSFE Is and BJTs. Chapters 5 (MOSEFTs) and 6 (BHs) have been rewritten to increase the clarity of presentation and emphasize essential topics. Also, these chapters are now shorter and can be covered faster.
- 4. Cascode Configuration A novel and intuitively appealing approach is used to introduce the cascode configuration in Chapter 7.
- 5. Comparison of MOSELTs and BJTs. The insightful comparison of the MOSELT and the BJT has been moved to an appendix attached to Chapter 7. The appendix also includes an update of the device parameter values corresponding to various generations of labrication process technologies. This appendix provides a good review and a reference that can be consulted at various points in a second course.
- 6 Feedback The feedback chapter (Chapter 10) has been rewritten to increase clarity Also, a large number of new examples, mostly MOS based, are included
- Class AB Amplifiers New material on MOSFFT class AB amplifiers is included in Chapter 11.
- 8. Low-Voltage Bipolar Design. While the classical 741 op-amp circuit is retained, a new section on modern techniques for the design of low-voltage bipolar op amps has been added to Chapter 12.
- 9 Deep-Submicron Design. In addition to a igmenting and consolidating the material on digital electronics in Part III, a new section on technology scaling (Moore's Law) and deep-submicron design issues has been added (Chapter 13).
- 10. MOS Emphasis: Throughout the book, greater emphasis is placed on MOS circuits to reflect the current dominance of the MOSFET in electronics.
- 11. Bonus Reading on DVD Supplementary material on a wice variety of topics that were included in previous editions is made available on the DVD accompanying the book (see a listing below).
- 12. Examples, Exercises, and Problems. The number of Examples has been increased A so, the in-chapter Exercises and end of chapter Problems have been updated with parameter values of current technologies so students work with a real-world perspective on technology. More Exercises and Problems, of a greater variety, have been added.
- 13. Summary Tables. As a study aid and for easy reference, many summary tables are included. See the complete List of Summary Tables after the Table of Contents.
- 14. Learning Objectives. A new section (In This Chapter Yeu Will Learn...) has been added at the beginning of each chapter to focus affection on the major searning objectives of the chapter.
- 15. SPICE: A significant number of new simulation examples using National Instruments (M. Mult sim¹⁰) are added to the Cadence PSpice, simulator examples, logether with a section describing the SPICE device models, these design and simulation examples are grouped together in Appendix B. They can also be found together with other simulation files in the Lab-on-a-Disc on the DVD.
- 16 Simulation. A number of end of chapter Problems in each chapter are marked with the SIM icon. The as simulation problems. Students after plany these problems will find considerable additional guidance on the DVD.
- 17. **Key Equations** All equations that will be cross referenced and used again are numbered. Particularly important equations are marked with a special icon.

As well as the structural differences described above, new coverage is included on all of the following technical topics.

- · Entirely rewritten coverage of semiconductors (Chapter 3)
- · MOSFET and BJT chapters extensively rewritten and restructured, with new figures and examples (Chapter 5 and 6)
- · The basic gain cell (Chapter 7)
- The easeode amplifier (Chapter 7)
- CC (F, CD Cs, and CD-CF transistor configurations (Chapter 7)
- · CMRR (Chapter 8)
- The differential amplifier with active load (Chapter 8)
- · Determining the output resistance R_o (Chapter 8)
- All new sections on frequency response (Chapter 9)
- Many, many new MOS examples of feedback (Chapter 10)
- CMOS class AB output stages (Chapter 11)
- Rejection ratios (CMRR and PSRR) (Chapter 12)
- Modern techniques for the design of BJT op a tips (Section 12.7)
- Digital logic inverters (Chapter 13)
- The CMOS inverter (Chapter 13)
- Deep submiction design and technology scaling (Moore's Law): Section 3.51

The DVD and the Website

A DVD accompanies this book. It contains much useful supplementary information and materral intended to enrich the student's learning experience. These include

- Student versions of both Cadence PSpile and National Instruments & Multisting
- 2 The input files for all the PSpice and Multisimist examples in this book
- 3. Step-by step guidance to help with the simulation Exemples and end-of-chapter Problems identified with a six icon.
- 4 A ank to the book's website, offering PowerPoint's I desoft every to sure in this book that students can print and carry to class to be lotate taking note
- 5. Bonus lext material at specialized types not covered in the current ecution of the textbook. These include:
 - · Junction Field-Effect Transistors (JFETs)
 - · Gallium Arsenide (GaAs) devices and circuits
 - · Transistor-Transistor Logic (TTL) circuits
 - · Analog-to-Digital and Digital-to-Analog converter circuits
- 6. Appendices for the book:
 - · Appendix A VI St Fabrication Technology
 - · Appendix B. SPICE Device Models and Design and Simulation Example C. ng PSpice and Multis.m14
 - Appendix C: Two-Port Network Parameters
 - · Appendix D. Sonic Usera, Network Theorems
 - · Appendix E. Single Time Constant Circuits
 - · Appendix F: s-domain Analysis: Poles, Zeroes, and Bode Plots
 - · Appendix G B.bhography

A website for the book Las beer set up (www oup com us sedrasmith, or www sedrasmith org). Its content will change frequently to reflect new developments in the field. On the site, PowerPoint based sides of all the figures in the text are available for easy note-taking. The website also featilizes datasheets for handreds of useful devices to help in laboratory experiments, links to industrial and acadenic websites of interest, and a missage cen er to communicate with the authors and with Oxford University Press.

Exercises and End-of-Chapter Problems

Over 475 Exercises are integrated throughout the text. The answer to each exercise is given below the exercise so students can check their understanding of the material as they read. Solving these exercises should enable the reader to gauge his or her grasp of the preceding material. In addition, more than 1,450 end of chapter Problems, 55% of which are new or revised in this edition, are provided. The problems are keyed to the individual chapter sections and their degree of difficulty is indicated by a rating system, difficult problems are marked with an asterisk (*), more difficult problems with two asterisks (**), and very difficult (and/or time consuming) problems with three asterisks (***). We must admit however, that this classification is by no means exact. Our rating no doubt depended to some degree on our thinking (and mood) at the time a particular problem was created. Answers to sample problems are given in Appendix I, so students have a checkpoint to tell if they are working out the problems correctly. Complete solutions for all exercises and problems are included in the *Instructor's Solution's Manual*, which is available from the publisher to those instructors who adopt the book.

As in the previous five editions, many examples are included. The examples, and indeed most of the problems and exercises, are based on real circuits and anticipate the applications encountered in designing real life circuits. This edition continues the use of numbered solution steps in the figures for many examples, as an attempt to recreate the dynamics of the classroom.

Course Organization

The book contains sufficient material for a sequence of two single semester courses (each of 40.50) lecture hours). The organization of the book provides considerable flexibility for coarse design. In the following, we suggest various possibilities for the two courses. This is also and out in an easy to follow visual form at the beginning of the Instructor's Edition of the book.

The First Course

At the core of the first course are Chapters 4 (Diodes), 5. MOSEF Is), and 6 (BITS). Of these three, the MOSEF I chapter is the one that I as to be covered most thoroughly. If it is covered before the BIT, and we recommend that it should be, then the BIT chapter can be covered much faster. It time does not permit, some of the later sections in Chapter 4 can be skipped. Chapter I (Signals and Amplifiers) deserves some treatment in class. Although the signal concepts can be assigned as out of class reading, the amplifier material should be discussed. However, if frequency response is not emphasized in the first course, Section I 6 can be skipped.

Around this core, one can build three possible curricula for the first course

Stim land Chapters 1.6 Here some or all of Chapter 2 (Op Amps) can be de ayed.
 Also, the decision as to how much to cover of Chapter 3 (Semiconductors) will

- depend on the students background and the instructor's philosophy. If desired, this course can be supplemented by the material on amplifier frequency response in Sections 9.1–9.3.
- 2. Digital Orientation: Chapters 1 (without Section 1.6), 4 (without the later applications sections), all of 5, 6 (perhaps focusing only on the early sections). Section 9.2, and Chapters 13, 14, and 15. It may constraints are a concern, coverage of 6 can be shortened. Section 13.5 on Moore's Law and deep-submicron design can be skipped, and Sections 14.4 and 14.5 that depend on BTIs can be omitted. This course is ideal for Computer Engineering students.
- 3. Analog Orientation: Chapters 1,4 (perhaps without all of the later, more application oriented sections), 5, 6, 7 (without the advanced material in 7.6), 8, 9 (including at least 9.1–9.3, and the instructor's selection of other topics), and 10 (a selection of topics). This is a heavy course, and assumes that the students have previously covered op amps and maybe diodes, as well as device physics. This course, sideal where the first electrical engineering course is a hybrid of circuits and basic electronics, and where students have taken a semiconductor device physics course.

The Second Course

There are three possibilities for the second course:

- Standard Chapters 7: 12. If time does not permit some of the later sections in Chapter 9 can be skipped. Also, some of the more advanced topics in Chapters 11 and 12 can be skipped. If desired, some material from Chapter 16 (Filters) and Chapters 17 (Oscillators) can be included. This course ideally follows the "Standard First Course" outlined above.
- 2. Analog and D.gral Conduction (Chapters 7, 8, 9) selection of topics). 10 (selection of topics), 13 (perhaps without Section 13.5 on technology scaling), 14 (omitting 14.4 and 14.5 if time is short), and 15 (selection of topics).
- 3 Electrical Follow up. Chapters 6, 7, 8, 9, 10, and a choice of topics as time allows selected from Chapters 11 and 12. This course is ideal for Flectrical Engineering students who look a first semester with a "Digital Orientation" outlined above to accommodate Computer Engineering students.

Supplementary Material/Third Course

Chapters 16 (Filters) and 17 (Oscillators) contain material that can be used to supplement a third course on analog circuits. As well, this material is highly design a riented and can be used to aid students who are pursuing design projects.

Chapters 13, 14, and 15 can be used as about half (15 hours of lecture) of a senior revel course on digital IC design

An Outline for the Reader

Part 1. Devices and Basic Circuits, includes the most fundamental and essential topics for the study of electronic circuits. At the same time, it constitutes a complete package for a first course on the subject.

Chapter 1. The book starts with an introduction to the basic concepts of electronics in Chapter 1. Signals, their frequency spectra, and their analog and digital forms are presented

Amphiliers are introduced as circuit building blocks and their various types and models are studied. This chapter also establishes some of the terminology and conventions used throughout the text.

Chapter 2. Chapter 2 deals with operational amplifiers, their terminal characteristics, simple applications, and practical limitations. We chose to discuss the op amp as a circuit building block at this early stage simply because it is easy to deal with and because the student can experiment with op amp circuits that perform nontrivial tasks with relative ease and with a sense of accomplishment. We have found this approach to be highly motivating to the student. We should point our, however, that part or all of this chapter can be skipped and studied at a later stage (for instance, in conjunction with Chapter 8, Chapter 10, and or Chapter 12) with no loss of continuity.

Chapter 3 Chapter 3 provides an overview of semiconductor concepts at a level sufficient for understanding the operation of diodes and transistors in later chapters. Coverage of this material is useful in particular for students who have had no prior exposure to device physics. Even those with such a background would find a review of Chapter 3 beneficial as a refresher. The instructor can choose to cover this material in class or assign it for outside reading.

Chapter 4. The first electronic device, the diode, is studied in Chapter 4. The diode terminal characteristics, the circuit models that are used to represent it, and its circuit applications are presented. Depending on the time available in the course, some of the diode applications (e.g., Section 4.6) can be skipped. Also, the brief description of special diode types (Section 4.7) can be left for the student to read.

Chapters 5 and 6. The foundation of electronic circuits is established by the study of the two transistor types in use today, the MOS transistor in Chapter 5 and the bipolar transistor in Chapter 6. These are the two most important chapters of the book. These two chapters have been written to be completely independent of one another and thus can be studied in either order, as desired. Furthermore, the two chapters have the same structure, making it easier and faster to study the second device, as well as to draw comparisons between the two device types.

operation, leading to a description of its terminal characteristics. Then, to allow the student to become very familiar with the operation of the transistor as a circuit element, a large number of examples are presented of decircuits utilizing the device. We then ask. How can the transistor be used as an amplifier? To answer the question we consider the large signal operation of the basic common source (common-emitte) circuit and use it to define at the regions over which the device can be used as a linear amplifier, from those regions where it can be used as a switch. We then pursue the small signal operation of the transistor and develop circuit models for its representation. The various configurations in which the transistor can be used as an amplifier are then studied and contrasted. This is followed by a study of methods to bias the transistor to operate as an amplifier in discrete circuit applications. We then put everything together by presenting complete practical discrete circuit transistor amplifiers. The last section of each of Chapters 5 and 6 deals with second order effects that are included for completeness, but that can be skipped if time does not permit detailed coverage.

After the study of Part I, the reader will be fully prepared to study either integrated circuit amplifiers in Part II, or digital integrated circuits in Part III.

Part II, Integrated Circuit Amy lifters, is devoted to the study of practical amplifier circuits that can be labricated in the integrated circuit (IC) form. Its six chapters constitute a coherent treatment of IC amplifier design and can thus serve as a second course in electronic circuits.

Chapter 7. Beginning with a brief introduction to the philosophy of IC design. Chapter 7 presents the basic circuit building blocks that are used in the design of IC amplifiers. We start with the basic gain cell comprising a common source (common emitter) transistor loaded with the basic gain cell comprising a common source (common emitter) transistor loaded with a current source, and ask. How can we increase its voltage gain? This leads naturally to the concept of cascoding and its use in the cascode amplifier and the cascode current source. We then consider the methods used for biasing IC amplifiers. The chapter concludes, as do most chapters in the book, with advanced to acs (Sections 2.5 and 3.6) that can be skipped. If the instructor is pressed for time.

Chapter Appendix 7.4. Chapter 7 in chides an appendix that provides a comprehensive computation and comparison of the properties of the MOSEFT and the BEF. The comparison is closed by the me usion of typical parameter values of covices fabricated with modern process technologies. This appendix can be consulted at any point from Chapter 7 on, and should serve as a concise, exical of the important characteristics of high transistor types.

MOS and Bipolar. Throughout Part II both MOS and pipolar circuits are presented side by side Because the MOSEET is by far the dominant device its circuits are presented first. Bipolar circuits are discussed to the same depth but occasionally more briefly.

Chapter 8. He most important IC building block, the differential pair is the main topic of Chapter 8. He last sector of Chapter 8 is devoted to be study of multistage amplifiers.

Chapter 9. Chapter 5 presents a comprehensive treatment of the important subject of amobilier frequency response. Here Sections 9.1.9.2 and 9.3 contain essertial material, Sections 9.4 and 9.5 provide ar in depth treatment of very useful new tools, and Sections 9.6 to 5.40 present the frequency response analysis of a variety of amplifier configurations that can be studied as and when no ded. A selection of the latter sections can be made depending on the time available and the instructor's preference.

Chapter 10. The fourth of the essential opics of Part II feedback as the subject of Chapter 10. Both the theory of negative feedback and its application in the design of practical feedback amplifiers are presented. We also discuss the stability problem in feedback amplifiers and treat frequency compensation in some detail.

Chapter 11. In Chapter 11, we switch seeds from dealing with small signal amplifiers to those that are required to han lle large signals and large amounts of power. Here we study the different amplifier classes. A. B. and AB. and their realization in hips lar and CMOS technologies. We associated power BITs and power MOSELTs, and study representative 10 power amplifiers. Depending on the availability of time, some of the later sections to g. 1. 8. 11.10 on special applications) can be skipped in a first reading.

Chapter 12 Finally Chapter 12 bit igs together a liftle topics of Part. Lin. in important application, namely the design of operational amplifier circuits. We study both CMOS and bipolar op amps. In the latter, ategery, besides the classical and still timely 741 circuit, we present modern the injectes for the design of low voltage, ip amps (Section 12.7).

Part III. Digital Integracid Circuits provides a brief but nonetheress comprehensive and si fliciently detailed study of day far IC design. Our treatment is almost self-contained, requiring for the most part on vilit orough understanding of the MOSIET material presented in Chapter 5. Thus Port III can be studied right other Chapter 5. The only exceptions to this are the last two sections in Chapter 14 which require knowledge of the BFr (Chapter 6). Also, knowledge of the MOSIET internal capacitances. Section 9.2.7) will be needed

Chapter 13 Chapter 13 is the foundation of Part III. It begans with ligital logic invertible (Section 13.1), and then concentrates on the bread-and-butter topics of digital IC design the MOS averier (Sections 13.2 and 13.3) and CMOS logic vates (Section 13.4). The last section (13.5) deals with the implications of technology scaling (Moore's law) and discusses important issues in deep-submirron technologies. With the possible exception of Section 13.5, the insterna in Chapter 13 is the minimum needed to learn something meaningful about

digital circuits.

Chapter 14 Chapter 13 builds on the foundation established in Chapter 13 and presents three important types of MOS logic circuits. As well, a significant family of bipolar logic circuits, emitter coupled logic, is studied. The chapter concludes with an interesting digital circuit technology that attempts to combine the best attributes of bipolar and CMOS BiCMOS.

Chapter 15 Digital circuits can be broad y divided into logic and memory circuits. The latter is the subject of Chapter 15

Part IV, Filters and Oscillators, is intentionally oriented toward applications and systems. The two topics illustrate powerfully and dramatically the application of both negative and positive feedback.

Chapter 16 Chapter 16 deals with the design of filters, which are important building blocks of communication and instrumentation systems. A comprehensive, design-oriented treatnent of the subject is presented. The material provided should allow the reader to perform a complete filter design, starting from specification and ending with a complete circuit realization. A wealth of design tables is included.

Chapter 17 Chapter 17 deals with circuits for the generation of signals with a variety of waveforms, sinusoidal, square, and triangular. We also present circuits for the nonlinear shaping of waveforms.

Appendices. The eight appendices contain much useful background and supplementary material. We wish to draw the reader's attention in particular to the first two. Appendix A provides a concise introduction to the important topic of IC fabrication technology including IC ayout. Appendix B provides SPICF device modes as well as a large number of design and simulation examples in PSpice, and Multisim¹³. The examples are keyed to the book chapters. These Appendices and a great deal more material on these simulation examples can be found on the DVD accompanying the book.

Ancillaries

A complete set of ancillary materials is available with this text to support your course

for the Instructor

The Instructor's Solutions Manual provides complete worked solutions to all the exercises in each chapter and all the end-of-chapter problems in the text.

The Instructor's Resource CD is bound into the Instructor's Solutions Manual so instructors can find all their support materials in one place. The Resource CD contains PowerPoint based slides of every figure in the book and each corresponding caption. The slides can be projected in class, added to a corrise management system, printed as overhead transparencies, or used as handours. The CD also contains complete solutions and instructor's support for the Eal- on a Disc simulation problems. (ISBN 9780195340303)

For the Student and Instructor

The DVD included with every new copy of the textbook contains Lab on a Disc simulation activities in Multisim¹⁸¹ and PSpice—for many of the simulation Examples and Problems—n the text—It also contains a Student Edition of Cadence PSpice" v. 16.2 Demo software, and a Student Edition of National Instruments. "Multisin¹⁸¹ version 10.1.1, both or which can be

run by students on their own computers so they can practice their coursework wherever they happen to study. Bonus text topics the Appendices, and a link to the book's website featuring manufacturer datasheers and PowerPoint-based slides of all of the book's illustrations, complete the DVD.

Acknowledgments

Mans of the changes in this sixth edition were made in response to feedback received from instructors who adopted the fifth edition. We are grateful to all those who took the time to write to us. In addition, dozens of reviewers provided detailed commentary on the fifth edition and suggested many of the changes that we have incorporated in this revision. They are listed fater, to all of them, we extend our singere thanks.

A number of individuals made on other contributions to this edition. Sam Emaminejad and Mubanamad Euraai prepared the Mutaising and new PSpice® simulations and helped with many aspects of the manuscript preparation. Obvier Trescases of the University of Toronto and his students helped immensery, independently testing all the simulations in the Libitonia Disc. Was Time Ne of the University of Toronto rewrote Appendix A. Gordon Raberts of McGill University give is permission to use some of the examples from the book NPICE 21 edition by Roberts and Sedia. Sima Dimitrijev of Griffith University undertook a detailed review of Chapter Consenticonductor devices and David Pulfrey of the University of British Columbia offered successions as well. As in the previous edition, Anas Hamour of McGill University was the source of many good ideas. Jim Somers of Sonora Designworks prepared disc, for the student and instructor support materials. Jennifer Rodrigues typed all that assisted with more details than we can possibly list here, and has been invaluable. Laura Lupno assisted in proofreading, and perhaps most importantly, in keeping one of us (KCS) to cused. To all of these friends and colleagues we say thank you.

We are also grateful i cibe following colleagues and friends who have provided many beliptut suggestions. Arthogy Chan-Camsone. University of Toronto: Roman Genov. University of Toronto: Natura Conversity of Waterloo Wai Tune Ng. University of Toronto: Khoman Phang. University of Toronto: Khoman Phang. on Joronto. Condon Roberts, McCall University, and Ali Sheikholeslami, University of Toronto.

The authors would like to thank Cadence and National Instruments for allowing Oxford University Press to distribute the PSpice, and Multistin "software with this book. Mark Walters of National Instruments in particular has been very supportive. We are grateful to this book, for readers who are inferested in the intriguing technology shown here).

A Luze number of people at Oxford University Press contributed to the development of this edition and its various ancillaries. We would like to specifically meation. Art Director follows as well as Susanne Arrington. Andy Bartle, Brian Black, Sonya Borders. One Observa Jim Brooks. Clins Untelli, M. chael Distler, Diane Erickson, Ned Escobar, Adam Marcelino Bill Martine. Faira Milliana Hurtado, Holly Lewis, Jenny Lupica, Johanna Lerry Reichters. Kao Rimmer Linda Roths. Saian Smith, Patrick Thompson, Adam Tyrell.

We wish to extend special thanks to our Publisher at Oxford University Press, John Challice, and to the hardworking editorial team of Lingincering Associate Editor Rachael Zimmermann and Editorial Director Patrick Lynch, who have meticulously prepared all the ancillary support for this book. Steve Cestaro, Director of Editorial Design, and Production pulled out all the steps on this edition. Barbara Mathiea. Senior Production Editor, worked quietry cheerfully, and tirelessly to bring this book to completion under significant pressure making a difficult job look easy with grace and creativity. And last but certainly not least, a special note of thanks and gratitude to our Development Editor, Danielle Christensen, who was our main point of contact with OUP throughout the entire project and who managed the project with creativity, thoughtfulness, and dedication.

Finally, we wish to thank our families for their support and understanding, and to thank all the students and instructors who have valued this book throughout its history.

Adel S. Sedra Kenneth C. (KC) Smith

Problem Solvers and Accuracy Checkers, Solutions Manual

Mandana Amiri, University of British Columbia, BC

Alok Berry, George Mason University, VA

Marc Cahay, University of Cincinnati, OH

Yun Chiu, University of Illinois-Urbana-Champnign, IL

Norman Cox, Missouri University of Science and Technology, MO

John Davis, University of Texas-Austin, TX

Michael Green, University of California-Irvine, CA

Roger King, University of Toledo, OH

Clark Kinnaird, Southern Methodist University, TX

Robert Krueger, University of Wisconsin-Milwaukee, WI

Shahriar Mirabbasi, University of British Columbia, BC

Daniel Moore, Rose-Hulman Institute of Technology, IN

Kathleen Muhonen, The Pennsylvania State University, PA

Angela Rasmussen, University of Utah, UT

Roberto Rosales, University of British Columbia, BC

John Wilson, Royal Military College, ON

Reviewers of the Sixth Edition

Elizabeth Brauer, Northern Arizona University, AZ

Martin Brooke, Duke University, NC

Yun Chia, University of Hlmois-Urbana-Champaign, IL

Norman Cox, Missouri University of Science and Technology, MO

Robert Bruce Darling, University of Washington, WA

John Davis, University of Texas-Austin, TX

Christopher DeMarco, University of Wisconsin-Madison, WI

Robert Engelken, Arkansas State University, AR

Ethan Farquhar, University of Tennessee, TN

Patrick Fay, University of Notre Dame, IN

George Giakos, University of Akron, OH

John Gilmer, Wilkes University, PA

Tayeb Giuma, University of North Florida, FL

Michael Green, University of California-Irvine, CA

Steven de Haas, California State University Socramento, CA

Anas Hamoui, McGill University, QC

William Harrell, Clemson University, SC

Reid Harnson, University of Utah, UT

Timothy Honuchi, University of Maryland-College Park, MD

Mohammed Ismail. The Ohio State University, OH

Paul Israelson, Utah State University, UT

Zhenhua Jiang, University of Miami, FL

Seongsin M. Kim, University of Alabama, AL.

Roger King, University of Toledo, OH

Clark Kinnaird, Southern Methodist University, TX

Tsu-Jae King Liu, University of California-Berkeley, CA

Yicheng Lu, Rutgers University, NJ

David Naim, University of Waterloo, ON

Thomas Matthews, California State University-Sacramento, CA

Ken Noren, University of Idaho, ID

Brita Olson, California Polytechnic University, Pornona, CA

Martin Peckerar, University of Maryland-College Park, MD

Khoman Phang, University of Toronto, ON

Mahmudur Rahman, Santa Clara University, CA

John Ringo, Washington State University, WA

Norman Scheinberg, City College, NY

Kuang Sheng, Rutgers University, NI
Andrew Szeto, San Diego State University, CA
Joel Thermen, University of Massachusetts-Lowell, MA
Len Trombetta, University of Houston, TX
Mustapha C.E. Yagoub, University of Ottawa, ON
Donna Yu, North Carolina State University, NC
Jiann-Shiun Yuan, University of Central Florida, FL
Sandra Yost, University of Detroit-Mercy, Ml
Jianhua (David) Zhang, University of Illinois-Urbana-Champaign, II

Reviewers of Prior Editions

Maurice Aburdene, Bucknell University, PA

Michael Bartz, University of Memphis, TN

Patrick L. Chapman, University of Illinois-Urbana-Champaign, IL

Roy H. Cornely, New Jersey Institute of Technology, NJ

Dale L. Critchlow, University of Vermont, VT

Artice Davis, San Jose State University, CA

Eby G. Friedman, University of Rochester, NY

Paul M. Furth, New Mexico State University, NM

Rheti T. George, Jr., Duke University, NC

Roobik Gharabagi, St. Louis University, MO

Steven de Haas, California State University - Sacramento, CA

Reza Hashemian, Northern Illinois University, IL.

Ward J. Helms, University of Washington, WA

Richard Hornsey, York University, ON

Hsiung Hsu, The Ohio State University, OH

Robert Irvine, California State Polytechnic University - Pomona, CA

Steve Jantzi, Broadcom

Marian Kazimierczuk, Wright State University, OH

John Khoury, Columbia University, NY

Jacob B Khurgin, The Johns Hopkins University, MD

Roger King, University of Toledo, OH

Robert J. Krueger, University of W.sconsin - Milwaukee, WI

Joy Laskar, Georgia Institute of Technology, GA

David Luke, University of New Brunswick, NB

Un-Ku Moon, Oregon State University, OR

Bahram Nabet, Drexel University, PA

Dipankar Nagchoudhuri, Indian Institute of Technology - Delhi, India

David Nam, Analog Devices

Joseph H. Nevin, University of Cincinnati, OH

Rabin Raut, Concordia University, QC

John A. Ringo, Washington State University, WA

Zvi S Roth, Florida Atlantic University, FL

Mulukutla Sarma, Northeastern University, MA

John Scalzo, Louisiana State University, LA

Pierre Schmidt, Florida International University, FL.

Richard Schreier, Analog Devices

Dipankar Sengupta, Royal Melbourne Institute of Technology, Australia

Ali Sheikholeslami, University of Toronto, ON

Michael L. Simpson, University of Tennessee, TN

Karl A Spuhl, Washington University in St. Louis, MO

Charles Sullivan, Dartmouth College, NH

Daniel van der Weide, University of Delawaie, DE

Gregory M. Wierzba, Michagan State University, MI

Alex Zaslavsky, Brown University, RI



Microelectronic Circuits

PARTI

Devices and Basic Circuits



art I, Devices and Basic Circuits, includes the most fundamental and essential topics for the study of electronic circuits. At the same time, it constitutes a complete package for a first course on the subject.

The heart of Part I is the study of the three basic semiconductor devices: the diode (Chapter 4); the MOS transistor (Chapter 5); and the bipolar transistor (Chapter 6). In each case, we study the device operation, its characterization, and its basic circuit applications. For those who have not had a prior course on device physics, Chapter 3 provides an overview of semiconductor concepts at a level sufficient for the study of electronic circuits. A review of Chapter 3 should prove useful even for those with prior knowledge of semiconductors.

Since the purpose of electronic circuits is the processing of signals, an understanding is essential of signals, their characterization in the time and frequency domains, and their analog and digital representations. This is provided in Chapter 1, which also introduces the most common signal-processing function, amplification, and the characterization and types of amplifiers.

Besides diodes and transistors, the basic electronic devices, the op amp is studied in Part I. Although not an electronic device in the most fundamental sense, the op amp is commercially available as an integrated circuit (IC) package and has well-defined terminal characteristics. Thus, despite the fact that the op amp's internal circuit is complex, typically incorporating 20 or more transistors, its almost-ideal terminal behavior makes it possible to treat the op amp as a circuit element and to use it in the design of powerful circuits, as we do in Chapter 2, without any knowledge of its internal construction. We should mention, however, that the study of op amps can be delayed to a later point, and Chapter 2 can be skipped with no loss of continuity.

The foundation of this book, and of any electronics course, is the study of the two transistor types in use today, the MOS transistor in Chapter 5 and the bipolar transistor in Chapter 6. These two chapters have been written to be completely independent of one another and thus can be studied in either order as desired. Furthermore, the two chapters have the same structure, making it easier and faster to study the second device, as well as to draw comparisons between the two device types.

After the study of Part i, the reader will be fully prepared to undertake the study of either integrated-circuit amplifiers in Part II or digital integrated circuits in Part III.

0

Signals and Amplifiers

E	J	u	٠	Į.	4

- 11 9100
- 1.2 Frequency Spectrum of Signals 9
- 1.3 Analog and Digital Signals 11
- 1.4 Amplifiers 14

- 1.5 Erest Models of Supply as
- 1.6 Higherich Response Tilling, hers

Summary 41

Problems 42

IN THIS CHAPTER YOU WILL LEARN

- 1. That electronic circuits process signals, and thus understanding electrical signals is essential to appreciating the material in this book.
- 2. The Thévenin and Norton representations of signal sources
- 3. The representation of a signal as the sum of sine waves
- 4. The analog and digital representations of a signal
- 5. The most basic and pervasive signal-processing function signal amplification, and correspondingly, the signal amplifier.
- 6. How amplifiers are characterized (modeled) as circuit building blocks independent of their internal circuitry.
- 7. How the frequency response of an amplifier is measured, and how it is calculated, especially in the simple but common case of a sincle-time-constant (STC) type response.

Introduction

The subject of this book is nodern electronics, a field that has come to be known as microelectronics. Microelectronics refers to the integrated-circuit (IC) technology that at the time of this writing is capable of producing circuits that contain huncreds of millions of components in a small piece of silicon (known as a silicon chip) whose area is on the order of 100 mm. One such microelectronic circuit, for example, is a complete digital computer, which accordingly is known as a microcomputer or, more generally, a microprocessor.

In this book we shall study efectronic devices that can be used singly (in the design of discrete circuits) or as components of an integrated-circuit (IC) chip. We shall study the design and analysis of interconnections of these devices, which form discrete and integrated circuits of varying complexity and perform a wide variety of functions. We shall also learn about available IC chips and their application in the design one extremic systems.

The purpose of this first chapter is to introduce some basic concepts and terminology. In particular, we shall learn about signals and about one of the most important signal processing functions electronic circuits are designed to perform namely signal amplification. We shall then look at circuit representations or models for linear amplifiers. These models will be employed in subsequent chapters in the design and analysis of actual emplifier circuits.

In addition on the low he study of electronics, this chapter serves as a bridge between the study of linear circuits and that of the sub-color discharge the Jessen and analysis of electronic circuits.

1.1 Signals

Signals contain information about a variety of things and activities in our physical world.

Lamples abound information notified without sometimed in lends that represent the sire imperiouse or line, and bead at the local trades in a line in recording the news into a pier on near lides in a list of an attack in that is premote, in about world, that is non-termed and the relevant parameters, each instrument producing a signal.

I withit equired information in in a set a series like when en he is a landar in a much ne invariable acus a process no similar os una prodetermined marker. This signal processing small most in in in int. performed models are street her this to be pess the however the senat must fire he is inted into an obstitution senal, that is a is face in a ment Pas made and imposed to let constitute is transducers. A mery tiens likers with act alone in no time in assums the analytic instance the sound to concruct mention in the introduction occurs to some some and a mention of and the man the man the man the man the man and the man are man and the man are a small transference. mather weight is the har he about their states are above to be one their demandant represent then in one time will account to so village left and a time sind will eprisented with the same of a number of sentence with the internal expresentaon it is in he in a consented to a motivate of as not a source resistance 2. A this rest he is a spreason as instance of the countries of a spreason as the The countries. torms a material when a said. The representation of Fig. is a known as the Northen time, surfered then a sman the reader to the appropriate to special aterup this hapter view or tudy he different upes it amplifies for the title best at symportant to he im the time the inin and a month of the transfer of the Appendix I) and the note that or the well-epresentate his notice that the characters are related in

$$v_i(t) = R_i t_i(t)$$





Figure 1.1 Two alternative representations of a signal source: (a) the Thevenin form; (b) the Norton form

The natput esistance of a senal super although nevolable is an in-perfection that him is the ability of the nutrice to deliver to all grad stringth to a load. See this number more clearly consider the signal source when immediad to a cad resistance of as mission in a 2. It is the lase in which the source is represented

by its Theyemn equivalent form, find the voltage v that appears across R, and hence the condition that Rmust satisfy for v to be close to the value of v. Repeat for the Norton-represented source, in this case finding the current r that flows through R and hence the condition that R must satisfy for r to be close to the value of 1.



Solution

For the Theyen,n-represented signal source shown in Fig. 1.2(a), the output voltage in that appears across the load resistance R can be found from the ratio of the voltage divider formed by R and R_i

$$\tau = v_{i,R} + R$$

From this equation we see that for

$$v_o = v_i$$

the source resistance R must be n uch lower than the load resistance R,

$$R_i \ll R_i$$

Thus, for a source represented by its. They enin equivalent, ideally R=0 and as R is increased, relative to the load resistance R, with which this course is intended to operate, the voltage v, that appears across the load becomes smaller, not a desirable outcome.

Next, we consider the Norton represented signal source in Fig. 1.2(b). To obtain the current r, that flows through the load resistance R_i , we ut like the ratio of the current divider formed by R_i and R_i .

$$= 1 - i, \frac{R_s}{R + R}$$

From this relationship we see that for

$$i_o \simeq i_s$$

the source resistance R_i must be much larger that R_i .

$$R_* \gg R_*$$

Thus for a signal source represented by its Norton equivalent, ideally R=s, and as R is reduced, relative to the load resis ance R with which this scuree is intended to operate, the current r that flows through the load becomes smaller, not a desirable outcome.

Finally, we note that although circuit designers cannot usually do much about the value of R, they may have to devise a circuit so ut on that minimizes or eliminates the loss of signal strength that results when the source is connected to the load.

1.1 For the signal-source representations shown in Figs. 1.1(a) and 1.1(b), what are the open-circuit output voltages that would be observed? If, for each, the output terminals are short-circuited (i.e., wired together), what current would flow? For the representations to be equivalent, what must the relationship be between v_i , i_i , and R_i ?

Ans. For (a), $v_{\alpha} = v_{\beta}(t)$; for (b), $v_{\alpha} = R_{\beta}I_{\beta}(t)$; for (a), $i_{\alpha \beta} = v_{\beta}(t)/R_{\beta}$; for (b), $i_{\alpha \beta} = i_{\beta}(t)$; for equivalency, $v_{\beta}(t) = R_{\beta}I_{\beta}(t)$

1.2 A signal source has an open-circuit voltage of 10 mV and a short-circuit current of 10 µ Å. What is the source resistance?

Ans. I kQ

1.3 A signal source that is most conveniently represented by its. Thevenin equivalent has v=10 mV and $R=1 \text{ k}\Omega$. If the source feeds a load resistance R= find the voltage $v=100 \text{ k}\Omega$ and $v=100 \text{ k}\Omega$ and $v=100 \text{ k}\Omega$ and $v=100 \text{ k}\Omega$ and $v=100 \text{ k}\Omega$. Also find the lowest permissible value of R= for which the output voltage is at least 80% of the source voltage.

Ans. 99 mV: 9.1 mV: 5 mV: 0.9 mV: 4 kΩ

1.4 A signal source that is most conveniently represented by its Norton equivalent form has $i=10~\mu$ A and $R=100~\rm k\Omega$. If the source feeds a load resistance R=1 and the current i that flows through the load tot $R=1~\rm k\Omega$, $10~\rm k\Omega$, and $1~\rm M\Omega$. Also, find the largest permissible value of R, for which the load current is at least 80% of the source current.

Ans. 9.9 μA; 9.1 μA; 5 μA; 0.9 μA; 25 kΩ

From the discussion above at should be apparent that a signal is a time varying quantity that can be represented by a graph such as that shown in Fig. 1.3. In fact, the information content of the signal is represented by the changes in its magnitude as time progresses, that is, the information is contained in the "wiggles" in the signal waveform. In general, such waveforms are difficult to characterize mathematically. In other words, it is not easy to describe succinctly an arbitrary-looking waveform such as that of Fig. 1.3. Of coarse, such a description is of great importance for the purpose of designing appropriate signal-processing circuits that perform desired functions on the given signal. An effective approach to signal characterization is studied in the next section.



Figure 1.3 An arbitrary voltage signal $v_i(t)$

1.2 Frequency Spectrum of Signals

An extremely useful characterization of a signal, and for that matter of any arbitrary function of time, is in terms of its frequency spectrum. Such a description of signals is obtained through the mathematical tools of Fourier series and Fourier transform. We are not interested here in the details of these transformations, suffice it to say that they provide the means for representing a voltage signal $\epsilon(t)$ or a current signal $\epsilon(t)$ as the sum of sine-wave signals of different frequencies and amplitudes. This makes the sine wave a very important signal in the analysis, design, and testing of electronic circuits. Therefore, we shall briefly review the properties of the sinusoid.

Figure 1.4 shows a sine-wave voltage signal v(t).

$$v_a(t) = V_a \sin \omega t \tag{1.1}$$

where Γ denotes the peak value or amplitude in volts and ω denotes the angular frequency in radians per second, that is, $\omega = 2\pi t$ rad s, where t is the frequency in hertz t = 1.7 Hz, and T is the period in seconds.

The sine-wave signal is completely characterized by its peak value V, its frequency ω_0 and its phase with respect to an arbitrary reference time. In the case depicted in Fig. 1.4, the time origin has been chosen so that the phase angle is 0. It should be mentioned that it is common to express the amplitude of a sine-wave signal in terms of its root-mean-square (rms) value, which is equal to the peak value divided by $\sqrt{2}$. Thus the rms value of the sinusoid $\epsilon_{ij}(t)$ being 120 V, we mean that it has a sine waveform of 120 /2 volts peak value

Returning now to the representation of signals as the sum of sinusoids, we note that the Fourier series is utilized to accomplish this task for the special case of a signal that is a periodic function of time. On the other hand, the Fourier transform is more general and can be used to obtain the frequency spectrum of a signal whose waveform is an arbitrary function of time

The Lourier series allows us to express a given periodic function of time as the sum of an infinite number of sinusoids whose frequencies are harmonically related. For instance, the symmetrical square-wave signal in Fig. 1.5 can be expressed as

$$v(t) = \frac{4V}{\pi} (\sin \omega_0 t + \frac{1}{3} \sin 3\omega_0 t + \frac{1}{5} \sin 5\omega_0 t + \cdots)$$
 (1.2)




Figure 1.4 Sine-wave voltage signal of amplitude V_a and frequency f = 1/T Hz. The angular frequency $\omega = 2\pi f$ rad/s.

The reader who has not yet studied these top as should not be atarmed. No detailed application of this material will be made until Chapter 9. Nevertheless, a general understanding of Section 1.2 should be very helpful in studying early parts of this book.




Figure 1.5 A symmetrical square wave signal of amplitude 1

where ℓ is the anipl tude of the square wave and $m_0 = 2\pi/T$ (T is the period of the square wave) is called the fundamental frequency. Note that because the amplitudes of the harmonics progressively decrease the infinite series can be truncated, with the truncated series providing an approximation to the square waveform.

The sit usoidal components in the series of Eq. (1.2) constitute the frequency spectrum of the square-wave's gnal. Such a spectrum can be graphically represented as in F. g. 1.6, where the hor zontal axis represents the angular frequency wim radians per second.

The Lourier transform can be applied to a nonperiodic function of time, such as that depicted in Fig. 1.3 and provides its frequency spectrum as a continuous function of frequency as indicated in Fig. 1.7.1 nlike the case of periodic signals, where the spectrum consists of discrete frequencies (at m and its harmonics), the spectrum of a nonperiodic signal contains in general all possible frequencies. Nevertheless, the essential parts of the spectra of practical signals are usually confined to relatively short segments of the frequency (m) axis—an observation that is very useful in the processing of such signals. For instance, the spectrum of audible sounds such as speech and music extends from about 20 Hz to about 20 kHz—a frequency range known as the audio band. Here we should note that although some nusical tones have frequencies above 20 kHz, the human ear is incapable of hearing frequencies that are much above 20 kHz. As another example, analog video signals have their spectra in the range of 0 MHz to 4.5 MHz.




Figure 1.6 The frequency spectrum (also known as the line spectrum) of the periodic




Figure 1.7 The frequency spectrum of an arbitrary waveform such as that in Fig.

We conclude this section by noting that a signal can be represented either by the manner in which its waveform varies with time, as for the voltage signal i (t) shown in Fig. 1.3, or in terms of its frequency spectrum, as in Fig. 1.7. The two alternative representations are known as the time-domain representation and the frequency-domain representation, respectively. The frequency domain representation of $\varepsilon(t)$ will be denoted by the symbol V(u)

- 1.5 Find the frequencies f and ω of a sine-wave signal with a period of 1 ms. **Ans.** $f = 1000 \text{ Hz}; \ \omega = 2\pi \times 10^3 \text{ rad/s}$
- 1.6 What is the period I of sine waveforms characterized by frequencies of (a) $f = 60 \text{ Hz}^3$ (b) $f = 10 \text{ Hz}^3$ (c) f = 1 MHz?

Ans. 16.7 ms; 1000 s; 1 μs

1.7 The UHF (ultra high frequency) television broadcast band begins with channel 14 and extends from 470 MHz to 806 MHz. If 6 MHz is allocated for each channel, how many channels can this band accommodate?


Ans. 56; channels 14 to 69


1.8 When the square-wave signal of Fig. 12, whose Fourier series is given in Eq. (12), is applied to a resistor, the total power dissipated may be calculated directly using the relationship $P = 1/T/U_0(x-R) dt$ or indirectly by summing the contribution of each of the harmonic components, that is, $P = P + P \rightarrow$ P + - which may be found directly from rms values. Verify that the two approaches are equivalent What fraction of the energy of a square wave is in its fundamental. In its first five harmonies. In its first seven 1 lirst nine? In what number of harmonics is 90% of the energy? (Note that in counting harmonics, the fundamental at ω_0 is the first, the one at $2\omega_0$ is the second, etc.)

Ans. 0.81; 0.93; 0.95; 0.96; 3

1.3 Analog and Digital Signals

The voltage signal depicted in Fig. 1.3 is called an analog signal. The name derives from the fact that such a signal is analogous to the physical signal that it represents. The magnitude of an analog signal can take on any value, that is, the amplitude of an analog signal exhibits a continuous variation over its range of activity. The vast majority of signals in the








Figure 1.8 Sampling the continuous-time analog signal in (a) results in the discrete-time signal in (b).




Figure 1.9 Variation of a particular binary digital signal with time.

only two possible values, denoted 0 and 1. Correspondingly, the digital signals in binary systems need have only two voltage levels, which can be labeled low and high. As an example, in some of the digital circuits studied in this book, the levels are UV and +5 V. Figure 1.9 shows the time variation of such a digital signal. Observe, hat the waveform is a pulse train with 0 V representing a 0 signal, or logic 0, and 5 V representing logic 1.

If we use A binary digits (bits) to represent each sample of the analog signal, then the digitized sample value can be expressed as

$$D = b_0 2^0 + b_1 2^1 + b_2 2^2 + \dots + b_{N-1} 2^{N-1}$$
 (1.3)

b, denote the V bits and have values of 0 or 1. Here bit b is the least where h_i, h_i significant bit (1 SB), and bit b. is the most significant bit (MSB). Conventionally, this binary number is written as $b_1/b_2 = b_1$. We observe that such a representation quantizes the analog sample into one of 2 levels. Obviously the greater the number of bits (i.e., the larger the V) the closer the digital word // approximates the magnitude of the analog sample. That is, increasing the number of bits reduces the quantization error and increases the resolution of the analog todigital conversion. This improvement is, however, usually obtained at the expense of more complex and hence more costly circuit implementations. It is not our purpose here to delve into this topic any deeper, we merely want the reader to appreciate the nature of analog and digital signals Nevertheless, it is an opportune time to introduce a very important circuit building block of mod em electronic systems, the analog-to-digital converter (A. D. or ADC) shown in block form in Lg. 1.10 The ADC accepts at its input the samples of an analog signal and provides for each input sample the corresponding N-bit digital representation (according to 1.q. 1.3) at its Noutput terminals. Thus although the voltage at the input might be say, 6.51 V, at each of the output fern mals (say, at the 4h terminal), the voltage will be either low (0.5) or high (5.5) in his supposed



Figure 1.10. Block diagram representation of the analog to digital converter (ADC)

to be true I, respectively. The dual circuit of the ADC is the digital-to-analog converter (D, A or DAC 1 It convents an V-bit digital input to an analog output voltage

Once the signal is in digital form, it can be processed using digital circuits. Of course digital circuits can deal use with signals that do not have an analog origin, such as the sig hals that represent the various instructions of a digital computer

Since digital circuits deal exclusivers with binary signals, their design is simpler than that of analogy results. Furthermore digital systems can be designed using a relatively few different kinds of digital order blocks. However, a large number (e.g., hundreds of thousands or even mil-Lors of each of these blocks are usually needed. Thus the design of digital circuits poses its own set of charlenges to the designer but provides reliable and economic implementations of a great variety of signal-pricessing functions, many of which are not possible with analog circuits. At the present time, more and more of the signal-processing functions are being performed digitally Examples around as abound from the digital watch and the calculator to digital audio systems digital cameras and, in the recently, digital television. Moreover, some long-standing analog systems such as the telephone communication system are now almost entirely digital. And we should not forget the most important of all digital systems, the digital computer

The basic bailding blocks of digital systems are logic circuits and memory circuits. We shall study both in this book, beginning in Chapter 13.

One final remark. Authough the digital processing of signals is at present all-pervasive. there remain many's analog careful that are nest performed by analog circuits Indeed many electronic systems include both analog and digital parts. It follows that a good electronics engineer must be proficient in the design of both analog and digital circuits or mived-signal or mived-mode design as it is currently known. Such is the aim of this book.

- 1.9 Consider a 4-bit digital word $D = b_3 b_2 b_1 b_2$ (see Eq. 1.3) used to represent an analog signal v_4 that varies
 - (a) Give D corresponding to $v_q = 0 \text{ V}$, 1 V, 2 V, and 15 V

 - (b) What change in r_1 courses a change from 0 to 1 in r_1 b_0 , (ii) b_1 , (iii) b_2 , and (iv) b_3 ? (c) If $v_t = 5.2 \text{ V}$, what do you expect D to be? What is the resulting error in representation?
 - Ans. (a) 0000, 0001, 0010, 1111; (b) +1 V, +2 V, +4 V, +8 V; (c) 0101, -4%

1.4 Amplifiers

In this section, we shall introduce the most fundamental signal processing function, one that is employed in some form in almost every electronic system, namely, signal amplification We shall study the impuffier as a circuit building-block, that is we shall consider its external characteristics and leave the design of its internal circuit to later chapters

1.4.1 Signal Amplification

From a conceptual point of view the simplest signal processing task is that of signal amplificafion. The need for an platication arises because transducers provide signals that are said to be "weak" that is in the microvolt (µV) or midivolt (mV) range and possessing little energy. Such

O

signals are too small for reliable processing, and processing is much easier if the signal magnitude is made larger. The functional block that accomplishes this task is the signal amplifier

It is appropriate at this point to discuss the need for linearity in amplifiers. Care must be exercised in the amplification of a signal, so that the information contained in the signal is not changed and no new information is introduced. Thus when we feed the signal shown in Fig. 13 to an amplifier, we want the output signal of the amplifier to be an exact replica of that at the input, except of course for having larger magnitude. In other words, the "wiggles" in the output waveform must be identical to those in the input waveform. Any change in waveform is considered to be distortion and is obviously undesirable.

An amplifier that preserves the details of the signal waveform is characterized by the relationship

$$v_o(t) = Av_i(t) \tag{1.4}$$

where v and v are the input and output signals, respectively, and 4 is a constant representing the magnitude of amplification, known as amplifier gain. Equation (1.4) is a linear relationship, hence the amplifier it describes is a linear amplifier. It should be easy to see that it the relationship between τ and τ contains higher powers of ν , then the waveform of ν will no longer be identical to that of a line amplifier is then said to exhibit nonlinear distortion

The amplitiers discussed so far are primarily intended to operate on very small input signals Their purpose is to make the signal magnitude larger and therefore are thought of as voltage amplifiers. The preamplifier in the home stereo system is an example of a voltage amplifier

At this time we wish to mention another type of amplifier, namely, the power amplifier Such an amplifier may provide only a modest amount of voltage gain but substantial current gain. Thus while absorbing little power from the input signal source to which it is connected, often a preamplifier, it delivers large amounts of power to its load. An example is found in the power amplifier of the home stereo system, whose purpose is to provide sufficient power to drive the loudspeaker, which is the amplifier load. Here we should note that the loudspeaker is the output transducer of the stereo system, it converts the electric output signal of the system into an acoustic signal. A further appreciation of the need for linearity can be acquired by reflecting on the power amplifier. A linear power amplifier causes both soft and loud music passages to be reproduced without distortion.

1.4.2 Amplifier Circuit Symbol

The signal amplifier is obviously a two-port network. Its function is conveniently represented by the circuit symbol of Fig. 1 11(a). This symbol clearly distinguishes the input and output ports and indicates the direction of signal flow. Thus, in subsequent diagrams it will not be necessary to tabel the two ports "imput" and "output". For generality we have shown the amplifier to have two input terminals that are distinct from the two output terminals. A more common situation is illustrated in Fig. 1.14(b), where a common terminal exists between the input and output ports of the amplifier. This common terminal is used as a reference point and is called the circuit ground

1.4.3 Voltage Gain

A linear amplifier accepts an input signal (17) and provides at the output, across a load resistance R (see Fig. 1.12(a)), an output signal v(t) that is a magnified replica of v(t). The voltage gain of the amplifier is defined by

Voltage gain
$$(A_v) \equiv \frac{v_O}{v_t}$$
 (1.5)




Figure 111 (a) Creat symbol for acipation (b). An amplifier with a common terminal recoiled incovering the input and output ports.

Fig. 1.12th, shows the transfer characteristic of a linear amplifier. If we apply to the input of this amp, fier a struso da, voltage of amp itude 1, we obtain it their tput a smusoid of amplitude A.V.

1.4.4 Power Gain and Current Gain

An an philier increases the signal power an important feature that distriguishes an implifier from a transformer. In the case of a transformer, authorigh the voltage delivered to the load could be greater tour the voltage feeding the input side (the primary), the power delivered to the load (from the secondary's delef the loansloomer is sessith in or at most equal to the power supplied by the signal source. Of the other hand an implifier provides the load with power greater than that optimed from the signal source. That is ampatiers have power pain. The power gain of the amplifier in Fig. 1.12(a) is defined as

Power gain
$$(A_t) = \frac{\text{load power } (P_t)}{\text{input power } (P_t)}$$
 (1.6)




Figure 112 (a) to tage amplifier fed with a signal of more an idea to a lead the france of the fact of the property of the sales

where i_i is the current that the amplifier delivers to the load (R_i) , $i_i = i_i$, R_i , and i_i is the current the amplifier draws from the signal source. The **current gain** of the amplifier is defined as

Current gain
$$(A_i) \equiv \frac{\hat{i}_O}{\hat{i}_I}$$
 (1.8)

From Eqs. (1.5) to (1.8) we note that

$$A_p = A_v A_t \tag{1.9}$$

1.4.5 Expressing Gain in Decibels

The amplifier gams defined above are ratios of similarly dimensioned quantities. Thus they will be expressed either as dimensionless numbers or, for emphasis, as V(V) for the voltage gain V(V) for the current gain, and V(V) for the power gain. Alternatively, for a number of reasons, some of them historic, electronics engineers express amplifier gain with a logarithmic measure. Specifically the voltage gain A_V can be expressed as

Voltage gain in decibels =
$$20 \log |A_i|$$
 dB

and the current gain A, can be expressed as

Current gain in decibels =
$$20 \log |A_i|$$
 dB

Since power is related to voltage (or current) squared, the power gain if can be expressed in decibels as

Power gain in decibels =
$$10 \log A_p$$
 dB

The absolute values of the voltage and current gains are used because in some cases 4 or 1 will be a negative number. A negative gain 4 simply means that there is a 180 phase difference between input and output signals, it does not imply that the amplifier is **attenuating** the signal. On the other hand, an amplifier whose voltage gain is, say, 20 dB is in fact attenuating the input signal by a factor of 10 (i.e., $A_i = 0.1 \text{ V/V}$).

1.4.6 The Amplifier Power Supplies

Since the power delivered to the load is greater than the power drawn from the signal source, the question arises as to the source of this additional power. The answer is found by observing that amplifiers need do power supplies for their operation. These do sources sapply the extra power delivered to the load as well as any power that might be dissipated in the internal circuit of the amplifier (such power is converted to heat). In Fig. 4-12(a) we have not explicitly shown these de sources.

A jeure 1 13(a) shows an amplifier that requires two de sources, one positive of value 1 and one negative of value 1. The amplifier has two ferminals labeled 1, and 1, for connection to the de supplies. For the amplifier to operate, the ferminal labeled 1, has to be connected to the positive side of a de source whose voltage is 1, and whose negative side is connected to the circuit ground. Also, the ferminal labeled 1, has to be connected to the negative side of a de source whose voltage is 1, and whose positive side is connected to the circuit ground. Now, if the current drawn from the positive supply is denoted 1, and that from the negative supply is 1, (see fig. 1.13a), then the depower delivered to the amplifier is

0

$$P_{Jc} = V_{CC}I_{CC} + V_{EI}I_{II}$$

If the power dissipated in the amplifier circuit is denoted P_i . the power-balance equation for the amplifier can be written as

$$P_{dc} + P_{t} = P_{t} + P_{dissipated}$$

where P is the power drawn from the signal source and P is the power delivered to the load Since the power drawn from the signal source is usually small, the amplifier power efficiency is defined as

 $\eta = \frac{P_L}{P_A} \times 100$ (I 10).

He power efficiency is an important performance parameter for amphifiers that nandle rarge arrounts of power Such ampufiers, called power amplifiers, are used, for example, as out put amplifiers of stereo systems.

In order to simplify circuit diagrams, we shall adopt the convention illustrated in Lie. Here her terminal s shown connected to an arrowhead pointing apward and the total terminal to an arrowhead pointing downward. The corresponding voltage is indicated next to each arrow head. Note that in many cases we will not explicitly show the connections of the implifier to the de power sources. Finally, we note that some amp iffers require only one power supply




Figure 1.13 An applicable treggare two description schools a bineries for operation

Name of Street, San Persons

Consider an amplifier operating from +10 V power supplies at is ted with a sinusoidal voltage having 1 V peak and delivers a sir us odal collage output of 9 V peak to a 1 k22 load. The amplifier draws a current of 9.5 mA from each of its two power supplies. The input current of the amplifier is found to be sinusoidal with 0.1 mA peak. Find the voltage gain the current gain, the power gain, the power drawn from the de supplies, the power dissipated in the amplifier, and the amplifier efficiency.

Solution

$$4 = \frac{9}{1} - 9|_{V|V}$$

OF

$$A_v = 20 \log 9 = 19.1 \text{ dB}$$

$$\hat{I}_o = \frac{9 \text{ V}}{1 \text{ k}\Omega} = 9 \text{ mA}$$

$$A_i = \frac{l_i}{\hat{I}_i} = \frac{9}{0.1} = 90 \text{ A A}$$

OF

$$A_{I} = 20 \log 90 = 39.1 \text{ dB}$$

$$P_{L} = V_{o_{\text{rms}}} I_{o_{\text{rms}}} = \frac{9}{\sqrt{2}} \frac{9}{\sqrt{2}} = 40.5 \text{ mW}$$

$$P_{I} = V_{I_{\text{rms}}} I_{t_{\text{rms}}} = \frac{1}{\sqrt{2}} \frac{0.1}{\sqrt{2}} = 0.05 \text{ mW}$$

$$A_{p} = \frac{P_{L}}{P_{I}} = \frac{40.5}{0.05} = 810 \text{ W/W}$$

or

$$A_p = 10 \log 810 = 29.1 \text{ dB}$$

$$P_{dc} = 10 \times 9.5 + 10 \times 9.5 = 190 \text{ mW}$$

$$P_{dissipated} = P_{dc} + P_f - P_L$$

$$= 190 + 0.05 - 40.5 = 149.6 \text{ mW}$$

$$\eta = \frac{P_L}{P_{dc}} \times 100 = 21.3\%$$

From the above example we observe that the amplifier converts some of the do power it draws from the power supplies to signal power that it delivers to the load


1.4.7 Amplifier Saturation

Practically speaking, the amplifier transfer characteristic remains linear over only a limited range of input and output voltages. For an amplifier operated from two power supplies the output voltage cannot exceed a specified positive limit and cannot decrease below a specified negative limit. The resulting transfer characteristic is shown in Fig. 1.14, with the positive and negative saturation levels denoted L and L, respectively. Each of the two saturation levels is usually within a fraction of a volt of the voltage of the corresponding power supply

Obviously, in order to avoid distorting the output signal waveform, the input signal swing must be kept within the linear range of operation,

$$\frac{L_{-}}{A} \leq v_{l} \leq \frac{L_{+}}{A}$$

In Fig. 1.14, which shows two input waveforms and the corresponding output waveforms, the peaks of the larger waveform have been clipped off because of amplifier saturation



expression and the content constants to the arms of their states that the

1.4.8 Symbol Convention

it this point for how the relater and notion to the termination we shall surplied throughout the most distributed the most of the most firm of the firm of the first of the second Them or or or or or other traditions and the area of a sets of the imporren er bie e aper aposed i a soidal component it vaose peak amp truce is t There e has a come / the total instantaneous current. Coste sum of neste surrent. and the goal orrent . .

$$I_C(t) = I_C + I_c(t)$$

where the signal current is given by

$$r_c(t) = I_c \sin \omega t$$

Thus we take some unventions for a stantaneous plantings are denoted by a ower as and subapper is sub-correspondingle to the first current of optimities are denoted by an appearance winbol with uppercase absorber in the companies of the incremental




Figure 1.15 Symbol convention employed throughout the book.

signal quantities are denoted by a lowercase symbol with lowercase subscript(s), for example, t(t), $v_1(t)$. If the signal is a sine wave, then its amplitude is denoted by an uppercase symbol with lowercase subscript(s), for example I, I - Finally, although not shown in Fig. 1.15, depower supplies are denoted by an uppercase letter with a double-letter uppercase subscript, for example, I., I m. A similar notation is used for the dc current drawn from the power supply, for example, I_{CC} , I_{DD} .

EXERCISES

- 1.10 An amplifier has a voltage gain of 100 V V and a current gain of 1000 A A. Express the voltage and current gains in decibels and find the power gain.
 - Ans. 40 dB; 60 dB; 50 dB
- An amplifier operating from a single 15-V supply provides a 12-V peak to-peak sine-wave signal to a 1-kΩ load and draws negligible input current from the signal source. The decurrent drawn from the 15-V supply is 8 mA. What is the power dissipated in the amplifier, and what is the amplifier efficiency? Ans. 102 mW; 15%

1.5 Circuit Models for Amplifiers

A substantial part of this book is concerned with the design of amplifier circuits that use transistors of various types. Such circuits will vary in complexity from those using a single transistor to those with 20 or more devices. In order to be able to apply the resulting amplifier circuit as a building block in a system, one must be able to characterize, or model, its terminal behavior. In this section, we study simple but effective amphifier models. These models apply irrespective of the complexity of the internal circuit of the amplifier. The values of the model parameters can be found either by analyzing the amplifier circuit or by performing measurements at the amplifier terminals.

1.5.1 Voltage Amplifiers

Figure 1.16(a) shows a circuit model for the voltage amplifier. The model consists of a voltage-controlled voltage source having a gain factor A_{so} an input resistance R that accounts for the fact that the amplifier draws an input current from the signal source, and an or tput resistance R that accounts for the charge in output voltage as the amplifier is called upon to supply output current to a lead. To be specific, we show in Fig. 1.16(b) the amplifier model ted with a signal voltage source v having a resistance R and cornected at the output to a load resistance R. The nonzero output resis ance R causes only a traction of $t_{ij}v_{ij}$ to appear across the output. Using the voltage-divider rule we obtain

$$v_o = A_{vo}v_1\frac{R_s}{R_t + R_o}$$

Thus the voltage gain is given by

$$A = \frac{z}{v_i} = A_{vo} \frac{R_L}{R_L + R_o} \tag{1.12}$$

It follows that in order not to lose gain in coupling the amplifier output to a load, the cutput resistance R should be much smaller than the load resistance R. In other words, for a given R_i one must design the amplifier so that its R_i is much smaller than R_i . Furthernere there are applications in which R is known to vary over a certain range. In order to keep the output veltage v as constant as possible, the amp iffer is designed with R much smaller than the lowest value of R . An ideal voltage amplifier is one with R > 0. Equation (1/12) indicates also that for $R = \gamma$, A = 4. Thus A = 1 is the voltage gain of the unloaded amptimen, or the open-circuit voltage gain. It should also be clear that in specifying the voltage gain of imamplifier one must also specify the value of load resistance




Figure 1.16 (a) Circuit model for the voltage amplifier (b) The voltage amplifier with input signal source

at which this gain is measured or calculated. If a load resistance is not specified, it is normally assumed that the given voltage gain is the open-circuit gain. it

The finite input resistance R_i introduces another voltage-divider action at the input, with the result that only a fraction of the source signal v actually reaches the input terminals of the amplifier; that is,

$$v_i = v_i \frac{R_i}{R + R_i} \tag{1.13}$$

It follows that in order not to lose a significant portion of the input signal in coupling the signal source to the amplifier input, the amplifier must be designed to have an input resistance R much greater than the resistance of the signal source, $K \sim R$. Furthermore, there are applications in which the source resistance is known to vary over a certain range. To minimize the effect of this variation on the value of the signal that appears at the input of the amplifier, the design ensures that R is much greater than the largest value of R. An ideal voltage amplifier is one with $R \approx \infty$. In this ideal case both the current gain and power gain become infinite.

The overall voltage gain (v_o, v_s) can be found by combining Eqs. (1.12) and (1.15),

$$\frac{v_o}{v_s} = A_{vo} \frac{R_t}{R_t + R_s} \frac{R_t}{R_t + R_o}$$

There are situations in which one is interested not involtage gain but only in a significant power gain. For instance, the source signal can have a respectable voltage but a source resistance that is much greater than the load resistance. Connecting the source directly to the load would result in significant signal attenuation. In such a case, one requires an amplifier with a high input resistance (much greater than the source resistance) and a low output resistance (much smaller than the load resistance) but with a modest voltage gain (or even unity gain). Such an amplifier is referred to as a buffer amplifier. We shall encounter buffer amplifiers often throughout this book.

1.12 A transdater characterized by a voltage of 1 V in s and a resistance of 1 MΩ is available to drive in 16-Ω lead. If connected directly, what voltage and power levels result at the load? If a unity-gain (i.e., 4 = 1) bidler amplifier with 1 MΩ i iput resistance and 10-Ω output resistance is interposed between source and load, what do the output voltage and power levels become? For the new arrangement, find the voltage gain from source to lead, and the power gain (both expressed in decibels).

Ans. 10 μV rms; 10⁻¹¹ W; 0.25 V; 6.25 mW; -12 dB; 44 dB

- 1.13 The output voltage of a voltage amphilier has been ound to decrease by 20% when a load resistance of $1~\text{k}\Omega$ is connected. What is the value of the amprifier output resistance? Ans. 250 Ω
- 1.14 An amplifier with a voltage gain of (40 dB, an input resistance of 10 kΩ, and an output resistance of 1 kΩ is used to drive a 1-kΩ bad. What is the value of 4.7° Fir differ value of the power gain in decibels.

Ans. 100 V/V; 44 dB

1.5.2 Cascaded Amplifiers

To meet given amplifier specifications, we often need to design the amplifier as a cascade of two or more stages. The stages are usually not identical, rather, each is designed to serve a specific purpose. For instance, in order to provide the overall amplifier with a large input resistance, the first stage is usually required to have a large input resistance. Also, in order to equip the overall amplifier with a low output resistance, the final stage in the cascade is usually designed to have a low output resistance. To illustrate the analysis and design of cascaded amplifiers, we consider a practical example.

Example 1.3

Figure 1.17 depicts an amplifier composed of a cascade of three stages. The amplifier is fed by a signal source with a source resistance of $100 \, \Omega$ and delivers its output into a load resistance of $100 \, \Omega$. The first stage has a relatively high input resistance and a modest gain factor of 10° . The second stage has a higher gain factor but lower input resistance. Finally, the last, or output, stage has unity gain but a low output resistance. We wish to evaluate the overall voltage gain, that is, $\psi(z)$, the current gain, and the power gain.




Figure 1.17 Three-stage amplifier for Example 1.3.

Solution

The fraction of source signal appearing at the input terminals of the amplifier is obtained using the voltage divider rule at the input, as follows

$$\frac{v_{i1}}{v_i} = \frac{1 \text{ M}\Omega}{1 \text{ M}\Omega + 100 \text{ k}\Omega} = 0.909 \text{ V/V}$$

The voltage gain of the first stage is obtained by considering the input resistance of the second stage to be the load of the first stage, that is,

$$A_{v1} = \frac{v_{i2}}{v_{i1}} = 10 \frac{100 \text{ k}\Omega}{100 \text{ k}\Omega + 1 \text{ k}\Omega} = 9.9 \text{ V/V}$$

Similarly, the voltage gain of the second stage is obtained by considering the input resistance of the third

$$4_{12} = \frac{v_{13}}{v_{12}} = 100 \frac{10 \text{ k}\Omega}{10 \text{ k}\Omega + 1 \text{ k}\Omega} = 90.9 \text{ V/V}$$

$$A_{\nu 3} = \frac{v_L}{v_{\ell 3}} = 1 \frac{100 \ \Omega}{100 \ \Omega + 10 \ \Omega} = 0.909 \ \text{V/V}$$

The total gain of the three stages in cascade can be now found from

$$A_{\nu} \equiv \frac{v_L}{v_{\nu 1}} = A_{\nu 1} A_{\nu 2} A_{\nu 3} = 818 \text{ V/V}$$

or 58.3 dB.

To find the voltage gain from source to load, we multiply A by the factor representing the loss of gain at the input; that is,

$$\frac{v_L}{v_s} = \frac{v_L}{v_{i1}} \frac{v_{i1}}{v_s} = A_v \frac{v_{i1}}{v_s}$$
$$- 818 \times 0.909 = 743.6 \text{ V/V}$$

or 57.4 dB

The current gain is found as follows:

$$A_i = \frac{i_o}{i_t} = \frac{v_L/100 \Omega}{v_{t1}/1 M\Omega}$$
$$= 10^4 \times A_v = 8.18 \times 10^6 \text{ A/A}$$

or 138.3 dB

The power gain is found from

$$A_p = \frac{P_L}{P_I} = \frac{v_L i_o}{v_{i1} i_i}$$

= $A_v A_i = 818 \times 8.18 \times 10^6 = 66.9 \times 10^8 \text{ W/W}$

or 98.3 dB. Note that

$$A_p(dB) = \frac{1}{2}[A_v(dB) + A_i(dB)]$$


A few comments on the cascade amplifier in the above example are in order. To avoid losing signal strength at the amplifier input where the signal is usually very small, the first stage is designed to have a relatively large input resistance (1 M Ω), which is much larger than the source resistance. The trade-off appears to be a moderate voltage gain (10 V V). The second stage does not need to have such a high input resistance, rather, here we need to realize the bulk of the required voltage gain. The third and final, or output, stage is not asked to provide any voltage gain, rather, it functions as a buffer amplifier, providing a relatively large input resistance and a low output resistance, much lower than R. It is this stage that enables connecting the amplifier to the 10- Ω load. These points can be made more concrete by solving the following exercises. In so doing, observe that in finding the gain of an amplifier stage in a cascade amplifier, the loading effect of the succeeding amplifier stage must be taken into account as we have done in the above example

EXERCISES

- 1.15 What would the overall voltage gain of the cascade amplifier in Example 1.3 be without stage 30 Ans. 81.8 V/V
- 1.16 For the cascade amplifier of Example 1.3, let v be 1 mV. Find v, v, v, and v, Ans. 0.91 mV; 9 mV; 818 mV; 744 mV
- 1.17 (a) Model the three-stage amplifier of Example 1.3 (without the source and load), using the voltage amplifier model. What are the values of R_o, A_{vo}, and R_o?
 (b) If R_o varies in the range 10 Ω to 1000 Ω, find the corresponding range of the overall voltage gain, v. v.
 Ans. I MΩ, 900 V/V, 10 Ω; 409 V/V to 810 V/V

1.5.3 Other Amplifier Types

In the design of an electronic system, the signal of interest—whether at the system input, at an intermediate stage, or at the output—can be either a voltage or a current. For instance, some transducers have very high output resistances and can be more appropriately modeled as current sources. Similarly, there are applications in which the output current rather than the voltage is of



interest. Thus, although it is the most popular, the voltage amplifier considered above is just one of four possible amplifier types. The other three are the current amplifier, the transconductance amplifier, and the transfesistance amplifier. Table 1.1 shows the four amplifier types, their circuit models, the definition of their gain parameters, and the ideal values of their input and output resistances

1.5.4 Relationships between the Four Amplifier Models

Although for a given amplifier a particular one of the four models in Table 1.1 is most preferable, any of the fora can be used to model any amplifier. In fact, simple relationships can be derived to relate the parameters of the various models. For instance, the open-circuit voltage gain 4 can be related to the short-circuit current gain 4 as follows. The open-circuit output voltage given by the voltage amplifier model of Table 1.1 is 1.1. The current amplifier model in the same table gives an open circuit output voltage of 4 i R. Equating these two values and noting that $i_i = v_i/R_i$ gives

$$A_{vo} = A_n \left(\frac{R_o}{R_i}\right) \tag{1.14}$$

Similarly, we can show that

$$A_{vo} = G_m R_o \tag{1.15}$$

and

$$A_{vo} = \frac{R_m}{R_i} \tag{1.16}$$

The expressions in Eqs. (1.14) to (1.16) can be used to relate any two of the gain parameters A_{no} , A_{n} , G_{m} , and R_{m} .

1.5.5 Determining R_i and R_a

From the amplifier circuit models given in Table 1.1, we observe that the input resistance R of the amplifier can be determined by applying an input voltage and measuring (or calculating) the input current i, that is R = i - i. The output resistance is found as the ratio of the opencircuit output voltage to the short-circuit output current. Alternatively, the output resistance can be found by eliminating the input signal source (then r and r will both be zero) and applying a voltage signal v to the output of the amplifier, as shown in Fig. 1.18. If we denote the current drawn from v into the output terminals as i (note that i is opposite in direction to i). then R = i - i. Although these techniques are conceptually correct, in actual practice more refined methods are employed in measuring R_i and R_o .




Figure 1.18 Determining the output resistance.

1.5.6 Unilateral Models

The amplifier models considered above are unilateral; that is, signal flow is unidirectional. from input to output. Most real amplifiers show some reverse transmission, which is usually undestable but must nonetheless be mode ed. We shall not pursue this point further at this time except to mention that more complete models for linear two-port networks are given in Appendix C. Also, in later chapters, we will find it necessary in certain cases to augment the models of Table 1.1 to take into account the nonuntlateral nature of some transistor amphiliers

Example 1.4

The bipolar junction transistor (BJT) which will be studied in Chapter 6, is a three-terminal device that when powered-up by a do source (battery) and operated with small signals can be modeled by the linear circuit shown in Fig. 1.19(a). The three terminals are the base (B), the emitter (F), and the collector (C) The heart of the mode, is a transconductance amplifier represented by an input resistance between B and E-(denoted r_{ij}), a short-circuit transcenductance g_{ij} and an output resistance r_{ij}




Figure 1.19 (a) Small-signal circuit model for a bipolar junction transistor (BJT), (b) The BJT connected as in amplifier with the circlist as a non-terminal netween input and output fealled a continon counter amplifier)

- (a) With the emitter used as a common terminal between input and output Tig. 1.19(b) shows a transistor an plotter krown as a common-emitter or grounded-emitter circuit. Derive an expression for the voltage gam $r=r_0$ and evaluate its magnitude for the case R=5 k $\Omega/r=2.5$ k $\Omega/g=40$ m $\sqrt{2}$
- $r = 100 \text{ k}\Omega$ and $R = 5 \text{ k}\Omega$. What would the gain value he if the effect of r were neglected? (b) An alternative mode, for the transistor in which a current amplifier rather than a transconductance ampliffer is utilized is shown in Fig. 1.49(c). What must the short-circuit current gain β be? Give both an

Solution

(a) Refer to Fig. 1.19(b). We use the voltage-divider rule to determine the fraction of input signal that appears at the amplifier input as

$$v_{bc} = v_s \frac{r_\pi}{r_\pi + R_s} \tag{1.17}$$

Next we determine the output voltage i by multiplying the current $(g_{ij}v_{ij})$ by the resistance (R-r).

$$v_o = -g_m v_{bc} (R_L \| r_o)$$
 (1.18)

Substituting for v_k from Eq. (1.17) yields the voltage-gain expression

$$\frac{v_o}{v_s} = -\frac{r_\pi}{r_\pi + R_s} g_m(R_L || r_o)$$
 (1.19)

Observe that the gain is negative, indicating that this amplifier is inverting. For the given component values,

$$\frac{v_o}{v_s} = -\frac{2.5}{2.5 + 5} \times 40 \times (5 \parallel 100)$$
$$= -63.5 \text{ V/V}$$

Neglecting the effect of r_o , we obtain

$$\frac{v}{v_s} = \frac{2.5}{2.5 + 5} \times 40 \times 5$$
$$= -66.7 \text{ V/V}$$

which is quite close to the value obtained including r. This is not surprising, since $r_{\perp} \gg R_I$ (b) For the model in Fig. 1 19(c) to be equivalent to that in Fig. 1 19(a),

$$\beta i_b = g_m v_{be}$$

But $i_b = v_{b\sigma}/r_{\pi}$; thus,

$$\beta = g_m r_s$$

For the values given,

$$\beta = 40 \text{ mA/V} \times 2.5 \text{ k}\Omega$$
$$= 100 \text{ A/A}$$

1.18 Consider a current amplifier having the model shown in the second row of Table 1.1. Let the amplifier be fed with a signal current-source r having a resistance R, and let the output be connected to a load resistance R_t . Show that the overall current gain is given by

$$\frac{i_o}{i_s} = A_{is} \frac{R_s}{R_s + R_i} \frac{R_o}{R_o + R_L}$$

1.19 Consider the transconductance amplifier whose model is shown in the third row of Table 1.1. Let a voltage signal source ϵ with a source resistance R be connected to the input and a load resistance Rbe connected to the output. Show that the overall voltage gain is given by

$$\frac{v_o}{v_i} = G_m \frac{R_i}{R_i + R_i} (R_o \parallel R_L)$$

1.20 Consider a transfesistance amplifier having the model shown in the fourth row of Table 1.1. Let the amplifier be fed with a signal current source i having a resistance R, and let the output be connected to a load resistance R. Show that the overall gain is given by

$$\frac{v_o}{i_s} = R_m \frac{R_v}{R_s + R_t} \frac{R_L}{R_L + R_o}$$

1.21 Find the input resistance between terminals B and G in the circuit shown in Fig. E1.21. The voltage τ_{i} is a test voltage with the input resistance R_{i} defined as $R_{i} \neq v_{i}$.




Figure E1.21

Ans. $R_{in} = r_{\pi} + (\beta + 1)R_{in}$

1.6 Frequency Response of Amplifiers2

From Section 1.2 we know that the input signal to an amplifier can always be expressed as the sum of sinusoidal signals. It follows that an important characterization of an amplifier is in terms of its response to input sinusoids of different frequencies. Such a characterization of amplifier performance is known as the amplifier frequency response

161 Measuring the Amplifier Frequency Response

We shall introduce the subject of amplifier frequency response by showing how it can be measured. Figure 1.26 depicts a linear voltage amplifier fed at its input with a sine-wave signal of amplitude I and frequency ω . As the figure indicates, the signal measured at the amplifier output also is sinusoidal with exactly the same frequency of This is an important point to note. Whenever as me wave signal is applied to a linear circuit, the resulting output is smusoidal with the same frequency as the input. In fact, the sine wave is the only signal that does not change shape as it passes through a linear circuit. Observe, however, that the output sinusoid will in general have a different amplitude and will be shifted in phase relative to the input. The ratio of the amplitude of the output sinusoid (1) to the amplitude of the input sinusoid (V) is the magnitude of the amplifier gain (or transmission) at the test fre quency a Also, the angle o is the phase of the amplifier transmission at the test frequency ω If we denote the amplifier transmission or transfer function as it is more commonly

Except for its use in the study of the frequency response of ap ample relation Sections 2.5 and 2.7 the materia in this section will the recided to a substant a manner until Chapter 9




Figure 1.20. Measuring the frequency response of a linear amplifier. At the test frequency in the amplifier gain is characterized by its magnitude (V_o/V_i) and phase ϕ .

known, by $T(\omega)$, then

$$|T(\omega)| = \frac{V_o}{V_i}$$

$$\angle T(\omega) = \phi$$

The response of the amplifier to a sinusoid of frequency ω is completely described by $T(\omega)$ and $\angle I(\omega)$. Now, to obtain the complete frequency response of the amplifier we simply change the frequency of the input sinusoid and measure the new value for T and $\bot T$. The end result will be a table and or graph of gain magnitude [$I(\omega)$] versus frequency and a table and or graph of phase angle $[-1(\omega)]$ versus frequency. These two plots together constitute the frequency response of the amplifier, the first is known as the magnitude or amplitude response, and the second is the phase response. Finally, we should mention that it is a common practice to express the magnitude of transmission in decibels and thus plot 20 $\log |T(\omega)|$ versus frequency.

1.6.2 Amplifier Bandwidth

Figure 1.21 shows the magnitude response of an amplifier. It indicates that the gain is almost constant over a wide frequency range, roughly between ω and ω . Signals whose frequencies are below ω_i or above ω will experience lower gain, with the gain decreasing as we move farther away from ω_i and ω_i . The band of frequencies over which the gain of the amphifier is almost constant, to within a certain number of decibels (usually 3 dB), is called the amplifier bandwidth. Normally the amplifier is designed so that its bandwidth coincides with the spectrum of the signals it is required to amplify. If this were not the case, the amplifier would distort the frequency spectrum of the input signal, with different components of the input signal being amplified by different amounts.

1.6.3 Evaluating the Frequency Response of Amplifiers

Above, we described the method used to measure the frequency response of an amplifier We now briefly discuss the method for analytically obtaining an expression for the fre quency response. What we are about to say is just a preview of this important subject, whose detailed study is in Chapter 9.




Figure 1.21 Type a marine ide response of in impulser. Teale is the magnitude of the arrip their true for function—that is, the ratio of the output $V(\omega)$ to the input $V(\omega)$

To evaluate the frequency response of in amplifier, one has to analyze the amplifier egan ilent enemt mode, taking the account all reactive components. Circuit analysis proceeds in the usual tashion but with inductances and capacitances represented by their reactances. An inductance r has a reactance or impedance roll, and a capacitance (his r reactance or impedance 1 (iii) or, equivalently a susceptance or admittarice (iii) Thus in a tregiones domain analysis we deal with impedances and or admittances. The result of the analysis is the amplifier transfer function $T(\omega)$

$$T(m) = \frac{V(m)}{V(m)}$$

where them and them denote the mout and output signals respectively. It is generally a complex function whose magnitude 7000 gives the magnitude of transmission or the mag intude response of the ampufier. The phase of Icon gives the phase response of the ampli

in the analysis of a circuit to determine its frequency response, the a gebraic manipulations can be considerably simplified by using the complex frequency variable s. In terms of sithe impedance of an inductance I is it and tratofa capite tance C is 1 is C. Replacing the reactive elements with the rampedances and performing standard circuit analysis, we obtain the transfer function I(x) as

$$I(x) = \frac{c_1(x)}{\Gamma_1(x)}$$

Subsequently we replace you to determine the transfer function for physical frequencies, $I(\omega)$ Note that $I(i\omega)$ is the same function we called $I(\omega)$ above , the additional i is richided in order to en phasize that I(100) is obtained from I(s) by replacing 5 with 100

Solet at a homodel considered in previous sections no reactive components were included. These were small first midel and on other real none to predict the amplitude frequency response At this stage we are using simple as a shorthand to mo We shall not require detailed knowledge of

s plane enecpts until hapter 9. A brief review et al. the inclystals presented in Apprendix I

1.6.4 Single-Time-Constant Networks

In analyzing amplifier circuits to determine their frequency response, one is greatly aided by knowledge of the frequency response characteristics of smele time constant (STC) networks An STC network is one that is composed of or can be reduced to, one reactive component (inductance or capacitance) and one resistance. Examples are shown in Fig. 1.22. An STC network formed of an inductance I and a resistance R has a time constant $\tau \approx I/R$. The time constant 7 of an STC network composed of a capacitance C and a resistance R is given by $\tau = CR$.

Appendix E-presents a study of STC networks and their responses to sinusoidal, step- and pulse inputs. Knowledge of this material will be needed at various points throughout this book, and the reader will be encouraged to refer to the appendix. At this point we need in particular the frequency response results, we will, in fact, briefly discuss this important topic now

Most STC networks can be classified into two categories. low pass (LP) and high pass (HP), with each of the two categories displaying distinctly different signal responses. As an example, the STC network shown in Fig. 1.22(a) is of the low-pass type and that in Fig. (22(b) is of the high pass type. To see the reasoning behind this classification, observe that the transfer function of each of these two circuits can be expressed as a voltage divider ratio, with the divider composed of a resistor and a capacitor. Now, recalling how the impedance of a capacitor varies with frequency $(Z = 1)/\omega(1)$ it is easy to see that the transmission of the circuit in Fig. 1-32(a) will decrease with frequency and approach zero as mapproaches + Thus the circuit of Fig. 1 22(a) acts as a low-pass filter, it passes low frequency, sine-wave inputs with little or no attenuation (at $\omega=0$) the transmission is unity) and attenuates high-frequency input sinusoids. The circuit of Fig. 1-22(b) does the opposite, its transmission is unity at $\omega \approx 1$ and decreases as ω is reduced, reaching 0 for $\omega=0$. The latter circuit, therefore, performs as a high-pass filter.

Table 1.2 provides a sammary of the frequency response results for STC networks of both types. Also, sketches of the magnitude and phase responses are given in Figs. 1.23 and 1.24 These frequency response diagrams are known as Bode plots and the 3 dB frequency





Figure 1.22 Two examples of STC networks: (a) a low-pass network and (b) a high-pass network.

An important exception is the all-pass STC network studied in Chapter 16.

A filter is a circuit that passes star as in a specified frequency band the filter passband and staps or severely attenumes (filters and is anals in mother frequency band one filter stopbard). Filters will be studied in Chapter 16

The transfer functions at Table 2 are 2 sen in general form. For the circuits of Fig. 1.22. K = 1 and $\omega_a = 1/CR$

Table 1.2 Frequency Respons	Low-Pass (LP)	High-Pass (HP)				
Fransfer Function 7(s)	$\frac{k}{1 + (s/\omega_0)}$	$\frac{Ks}{s+\omega_0}$				
Transfer Function (for physical requencies) T(100)	$\frac{K}{1+j(\omega/\omega_0)}$	$\frac{k}{1-j(\omega_0/\omega)}$				
Magnitude Response T(yω)	$\frac{ K }{\sqrt{1+(\omega/\omega_0)^2}}$	$\frac{ K }{\sqrt{1+(\omega_0/\omega)^2}}$				
phase Response ∠R(jw)	$-\tan^{-1}(\omega/\omega_0)$	$\tan^{-1}(\omega_0/\omega)$				
Fransmission at $\omega = 0$ (dc)	A	0				
ransmission at ω= ∞	O	Α				
3-dB Frequency	$\omega_0 = 1$ r. $\tau \equiv \text{time } 0$ $\tau = CR \text{ or } L/R$	$\omega_0 = 1$ τ , $\tau \equiv \text{time constant}$ $\tau = CR \text{ or } L/R$				
Bode Plots	in Fig. 1.23	in Fig. 1.24				






Figure 1.23 (a) Magnitude and (b) phase response of STC networks of the low-pass type




Figure 1.24 (a) Magnitude and (b) phase response of \$10 networks of the high pass type

(m) is a so known as the corner frequency, break frequency, or pole frequency. The reader is urged to become familiar with this information and to consult Appendix F if further carifications are needed. In particular, it is important to develop a facility for the rapid determination of the time constant rol an STC circuit. The process is very simple. Set the independent voltge or current source to zero, "grab hold" of the two terminals of the reactive element (capacitor C or inductor I), and determine the equivalent resistance R that appears between these two terminals. The time-constant is then CR or L/R.

Figure 1.25 shows a voltage amportion having an input resistance R_i , an input capacitance C_i , a gain factor μ , and an output resistance R_o . The amplifier is fed with a voltage source Γ having a source resistance R_o . and a load of resistance R_i is connected to the output.




Figure 1.25 Circuit for Example 1.5.

- (a) Derive an expression for the anipl fier voltage gain 1 1 is a function of frequency. From this find expressions for the dc gain and the 3-dB frequency.
- (b) Calculate the values of the degain, the 3-dB frequency, and the frequency at which the gain becomes 0 dB (i.e., in ity) for the case $R=20~\mathrm{k}\Omega/R=100~\mathrm{k}\Omega$, $C=60~\mathrm{pF}$, $\mu=144~\mathrm{V/V}$, $R=200~\Omega$ and R_f $= 1 k\Omega$
- (c) Find $v_i(t)$ for each of the following inputs:
 - (i) $v_i = 0.1 \sin 10^2 t$, V
 - (ii) $v_i = 0.1 \sin 10^5 t_i \text{ V}$
 - (iii) $v_i = 0.1 \sin 10^{\circ} t_i \text{ V}$
 - (iv) $v_i = 0.1 \sin 10^8 t_i$ V

Solution

(a) Utilizing the voltage-divider rule, we can express V_i in terms of V_i as follows

$$T_i = T \frac{Z_i}{Z_i + P_i}$$

where Z is the amp iffer input impecance. Since Z is composed or two parallel elements, it is obviously easter to work in terms of Y=1/2. Toward that end we divide the numerator and denominator by Z. thus obtaining

$$V_{i} = V_{i} \frac{1}{1 + R_{i} Y_{i}}$$

$$= V_{i} \frac{1}{1 + R_{i} [(1/R_{i}) + sC_{i}]}$$

Thus.

$$\frac{V}{V_s} = \frac{1}{1 + (R_s/R_s) + sC_sR_s}$$

This expression can be put in the standard form for a low-pass STC network (see the top line of Table 1.2) by extracting $[1 + (R_s/R_t)]$ from the denominator; thus we have

$$\frac{V_t}{V_s} = \frac{1}{1 + (R_s/R_t)} \frac{1}{1 + sC_t[(R_sR_t)/(R_s + R_t)]}$$
(1.20)

At the output side of the amplifier we can use the voltage divider rule to write

$$V_c = \mu V_t \frac{R_L}{R_L + R_o}$$

This equation can be combined with Eq. (1.20) to obtain the amplifier transfer function as

$$\frac{V_o}{V_s} = \mu \frac{1}{1 + (R_s/R_t)} \frac{1}{1 + (R_o/R_L)} \frac{1}{1 + sC_t[(R_sR_t)/(R_s + R_t)]}$$
(1.21)

We note that only the last factor in this expression is new (compared with the expression derived in the last section). This factor is a result of the input capacitance C, with the time constant being

$$\tau = C_i \frac{R_i R_i}{R_i + R_i}$$

$$= C_i (R_i || R_i)$$
(1.22)

We could have obtained this result by inspection. From Fig. 1.25 we see that the input circuit is an STC network and that its time constant can be found by reducing V to zero, with the result that the resistance seen by C is R in parallel with R. The transfer function in Eq. (1.21) is of the form K. $(1 + (s - \omega_0))$. which corresponds to a low-pass STC network. The dc gain is found as

$$K = \frac{V_o}{V_s}(s=0) = \mu \frac{1}{1 + (R_s/R_t)} \frac{1}{1 + (R_o/R_L)}$$
(1.23)

The 3-dB frequency ω_b can be found from

$$\omega_{0} = \frac{1}{\tau} = \frac{1}{C(R \parallel R)} \tag{1.24}$$

Since the frequency response of this amplifier is of the low-pass STC type, the Bode plots for the gain magnitude and phase will take the form shown in Fig. 1.23, where K is given by Eq. (1.23) and ω_c is given by Eq. (1,24).

(b) Substituting the numerical values given into Eq. (1.23) results in

$$K = 144 \frac{1}{1 + (20/100)} \frac{1}{1 + (200/1000)} = 100 \text{ V/V}$$

Thus the amplifier has a de gain of 40 dB. Substituting the numerical values into Eq. (1.24) gives the 3-dB frequency

$$\omega_0 = \frac{1}{60 \text{ pF} \times (20 \text{ k}\Omega//100 \text{ k}\Omega)}$$

$$= \frac{1}{60 \times 10^{-12} \times (20 \times 100/(20 + 100)) \times 10^3} = 10^6 \text{ rad/s}$$

Thus.

$$f_0 = \frac{10^6}{2\pi} = 159.2 \text{ kHz}$$

Since the gain falls off at the rate of -20 dB/decade, starting at ω_0 (see Fig. 1.23a) the gain will reach 0 dB in two decades (a factor of 100); thus we have

Unity-gain frequency =
$$100 \times \omega_0 = 10^8$$
 rad/s or 15.92 MHz

(c) To find v(t) we need to determine the gain magnitude and phase at 10° , 10° , 10° , and 10° rad/s. This can be done either approximately utilizing the Bode p of of Fig. 1.23 or exactly utilizing the expression for the amplifier transfer function,

$$I(j\omega) = \frac{V_{\alpha}}{V_{\alpha}}(j\omega) = \frac{100}{1 + i(\omega/10^{6})}$$

We shall do both.

(i) For $\omega = 10^\circ$ rad s, which is $(\omega_0 - 10^4)$, the Bi-de plots of Fig. 1.23 suggest that T = K = 100 and $\phi = 0$. The transfer function expression gives $T_1 = 100$ and $\phi = 0$. Thus,

$$v_0(t) = 10 \sin 10^2 t$$
, V

(1) For $\omega = 10^{\circ}$ rad/s, which is $(\omega_0/10)$, the Bode plots of Fig. 1.23 suggest that $T_1 - K = 100$ and $\phi = -5.7^{\circ}$. The transfer function expression gives T = 99.5 and $\phi = -10.1$ in 0.1 = -5.7. Thus,

$$v_o(t) = 9.95 \sin(10^5 t - 5.7^\circ)$$
, V

(iii) For $\omega = 10'$ rad $s = \omega_{ee}(T) = 100 = \sqrt{2} = 70\% \text{ V/V}$ or 3% dB and $\phi = 45\% \text{ Thus}$,

$$v_o(t) = 7.07 \sin(10^{\circ}t - 45^{\circ}), V$$

(iv) For $\omega = 10^\circ$ rad/s, which is (100ω) , the Bi de plots suggest that $T_1 = 1$ and $\phi = -50^\circ$. The transfer function expression gives

$$|T| \simeq 1$$
 and $\phi = -\tan^{-1} 100 = -89.4^{\circ}$

Thus.

$$v_c(t) = 0.1 \sin(10^8 t - 89.4^\circ), V$$

1 6 5 Classification of Amplifiers Based on Frequency Response

Amplifiers can be class fied based or the shape of their magnitude response curve. Figure 1.26 shows typical frequency-response curves for various amplifier types. In Fig. 1.26(a) the gain type of frequency response is common in audio amplifiers.

As will be shown in later chapters, internal capacitances in the device (a transistor) cause the falloff of gain at high frequencies, just as C did in the circuit of Example 1.5. On the other hand, the falloff of gain at low frequencies is usually caused by coupling capacitors used to connect one amplifier stage to another, as indicated in Fig. 1.27. This practice is usually adopted to simplify the design process of the different stages. The coupling capacitors





Figure 120 Trecuency response for (a) a capacitively coupled amplifier, (b) a direct-coupled amplifier and (c) a tuned or bandpass amplifier.



are usually chosen quite large (a fraction of a microfarad to a few tens of microfarads) so that their reactance (impedance) is small at the frequencies of interest. Nevertheless, at sufficiently low frequencies the reactance of a coupling capacitor will become large enough to cause part of the signal being coupled to appear as a voltage drop across the coupling capacftor, thus not reaching the subsequent stage. Coupling capacitors will thus cause loss of gain at low frequencies and cause the gain to be zero at de. This is not at all surprising, since frem

Fig. 1.27 we observe that the coupling capacitor, acting together with the input resistance of this the subsequent stage, forms a high pass STC circuit. It is the frequency response of this high-pass circuit that accounts for the shape of the amplifier frequency response in Fig. 1.26(a) at the low-frequency end

There are many applications in which it is important that the amplifier maintain its gain at low frequencies down to do furthermore, monolithic integrated-circuit (IC) technology does not allow the fabrication of large coup ing capacitors. Thus IC amplifiers are usually designed as directly coupled or de amplifiers as opposed to capacitively coupled, or ac amplifiers). Figure 1.20(b) shows the frequency response of a do in platfier. Such a frequency response characterizes what is referred to as a low-pass amplifier.

In a number of applications, such as in the design of radio and TV receivers, the need arises for an amplifier whose frequency response peaks around a certain frequency (called the center frequency) and talls off on both sides of this frequency, as shown in Fig. 1.26(c). Amplifiers with such a response are called tuned amplifiers, bandpass amplifiers, or bandpass filters. A tuned amplifier towns the heart of the front-end or tuner of a communication receiver, by adjusting its center frequency to coincide with the frequency of a desired communications channel (e.g., a radio station), the signal of this particular charnel can be received while those of other channels are attenuated or filtered out.

1.22 Consider a voltage amplifier having a frequency response of the low bass STC Type with a degain of 60 dB and a 3-dB frequency of 1000 Hz. Find the gain in dB at 7 = 0 Hz, 10 kHz, 100 kHz, and 1 MHz.

Ans. 60 dB, 40 dB; 20 dB; 0 dB

D1.23 Consider a transconductance amplifier having the model shown in Table 1.1 with R = 5 kΩ R = 50 kΩ and G = 10 m V if the amplifier load consists of a resistance R in harallel with a capacitance C = convince yourself that the voltage transfer function realized, I = I is 0, the low-pass STC type. What is the lowest value that R can have while i do gair of at least 40 dB is obtained? With this value of R is connected, find the highest value that C = can have white a 3-dB bandwidth of at least 100 kHz is obtained.

Ans. 12.5 kΩ; 159 2 pF

D124 Coasider the situation illustrated in Fig. 1.27. Let the output resistance of the first voltage implition be 1 kΩ2 and the input resistance of the second voltage amplifier coincluding the resistor shown to be 3 kΩ2. It is resulting equivalent circuit is shown in Fig. 1.1.24 where I and R are the output voltage and output resistance of the first amplifier. Cois a coupling capacitor, and R is the imput resistance of the second anaphifier. Convince yourself that I I is a high pass SIC function. What is the smallest value for C that will ensure that the 3-dB frequency is not higher than 100 Hz? Ans. 0.16 μF




Figure E1.24

Summary

- An electrical signal source can be represented in either the Thévenin form (a voltage source e, in series with a source resistance R_i) or the Norton form (a current source I_i in parallel with a source resistance R.). The Thévenin voltage v is the open-circuit voltage between the source terminals; the Norton current i, is equal to the short-circuit current between the source terminals. For the two representations to be equivalent, v, and R1, must be equal.
- A signal can be represented either by its waveform versus. time or as the sum of sinusoids. The latter representation is known as the frequency spectrum of the signal
- The sine-wave signal is completely characterized by its peak value (or rms value which is the peak 1/2), its frequency (ω in rad's or f in Hz; $\omega = 2\pi f$ and f = 1/T, where T is the period in seconds), and its phase with respect to an arbitrary reference time.
- Analog signals have magnitudes that can assume any value. Electronic circuits that process analog signals are called analog circuits. Sampling the magnitude of an analog signal at discrete instants of time and representing each signal sample by a number results in a digital signal. Digital signals are processed by digital circuits.
- The simplest digital signals are obtained when the binary system is used. An individual digital signal then assumes one of only two possible values: low and high (say, 0 V and +5 V), corresponding to logic 0 and logic 1, respectively.
- An analog-to-digital converter (ADC) provides at its output the digits of the binary number representing the analog signal sample applied to its input. The output digital signal can then be processed using digital circuits Refer to Fig. 1.10 and Eq. (1.3).
- The transfer characteristic, v_o versus v_b of a linear amplifier is a straight line with a slope equal to the voltage gain. Refer to Fig. 1.12.
- Amplifiers increase the signal power and thus require de power supplies for their operation.

- The amplifier voltage gain can be expressed as a ratio A, in V/V or in decibels, 20 log A, I, dB Similarly, for current gain: A_i A/A or 20 log/ A_n , dB. For power gain: A. W Wor 10 log A., dB.
- Depending on the s gnal to be amplified (voltage or current) and on the desired form of output signal (voltage or current), there are four basic amplifier types; voltage, current, transconductance, and transresistance amplifiers. For the circuit models and ideal characteristics of these four amplifier types, refer to Table 1.1. A given amplifier can be modeled by any one of the four models, in which case their parameters are related by the formulas in Eqs. (1.14) to (1.16).
- A sinusoid is the only signal whose waveform is unchanged through a linear circuit. Sinusoidal signals are used to measure the frequency response of amplifiers.
- The transfer function $T(s) = V_{s}(s)/V_{s}(s)$ of a voltage amplifier can be determined from circuit analysis. Substituting $s = j\omega$ gives $R(j\omega)$, whose magnitude $|T(j\omega)|$ is the magnitude response, and whose phase $\phi(\omega)$ is the phase response, of the amplifier.
- Amplifiers are classified according to the shape of their frequency response, $|T(1\omega)|$. Refer to Fig. 1.26
- Single-time-constant (STC) networks are those networks. that are composed of, or can be reduced to, one reactive component (L or C) and one resistance (R). The time constant T is either L R or CR.
- STC networks can be classified into two categories; lowpass (LP) and high-pass (HP). LP networks pass de and low frequencies and attenuate high frequencies. The opposite is true for HP networks.
- The gain of an LP (IIP) STC circuit drops by 3 dB below. the zero-frequency (infinite-frequency) value at a frequency $\omega_0 = 1/\tau$. At high frequencies (low frequencies) the gain falls off at the rate of 6 dB/octave or 20 dB decade. Refer to Table 1.2 on page 34 and Figs. 1.23 and 1.24. Further details are given in Appendix E

Computer Simulation Problems

Problems involving design are marked with D throughout the text. As well, problems are marked with asterisks to describe their degree of difficulty. Difficult problems are marked with an asterisk (*), more difficult problems with two asterisks (**); and very challenging and/or time-consuming problems with three asterisks (***).

Circuit Basics

As a review of the basics of circuit analysis and in order for the readers to gauge their preparedness for the study of electronic circuits, this section presents a number of relevant circuit analysis problems. For a summary of Thévenin's and Norton's theorems, refer to Appendix D. The problems are grouped in appropriate categories

Resistors and Ohm's Law

- 1.1 Ohm's law relates V, I, and R for a resistor. For each of the situations following, find the missing item:
- (a) $R = 1 \text{ k}\Omega$, V = 10 V
- (b) V = 10 V, J = 1 mA
- (c) $R = 10 \text{ k}\Omega$, I = 10 mA
- (d) $R = 100 \Omega$, V = 10 V
- 1.2 Measurements taken on various resistors are shown below. For each, calculate the power dissipated in the resistor and the power rating necessary for safe operation using standard components with power ratings of 1/8 W, 1/4 W, 1/2 W, 1 W, or 2 W.
- GO 1 kΩ c inducting 30 mA
- (b) 1 kΩ conducting 40 mA
- (c) 10 kΩ conducting 3 mA
- (d) 10 kΩ conducting 4 mA
- (e) I kΩ dropping 20 V
- (f) 1 kΩ dropping 11 V
- 1.3 Ohm's law and the power law for a resistor relate V, I, R, and P, making only two variables independent. For each pair identified below, find the other two:
- (a) $R = 1 \text{ k}\Omega$, I = 10 mA
- (b) V = 10 V, I = 1 mA
- (c) V = 10 V, P = 1 W
- (d) I = 10 mA, P = 0.1 W
- (c) $R = 1 \text{ k}\Omega, P = 1 \text{ W}$

Combining Resistors

1.4 You are given three resisters whose values are 10 $k\Omega,$ 20 $k\Omega,$ and 40 $k\Omega.$ How many different resistances can you

create using series and parallel combinations of these three? List them in value order, lowest first Be thorough and organized. (Hint: In your search, first consider all parallel combinations, then consider series combinations, and then consider series-parallel combinations, of which there are two kinds).

1.5 In the analysis and test of electronic circuits, it is often useful to connect one resistor in parallel with another to obtain a nonstandard value, one which is smaller than the smaller of the two resistors. Often, particularly during circuit testing, one resistor is already installed, in which case the second, when connected in parallel, is said to "shunt" the first. If the original resistor is $10~\text{k}\Omega$, what is the value of the shunting resistor needed to reduce the combined value by 1%, 5%, 10%, and 50%? What is the result of shunting a 10-k Ω resistor by 1 M Ω ? By 100 k Ω ? By 10 k Ω ?

Voltage Dividers

1.6 Figure P1.6(a) shows a two-resistor voltage divider, its function is to generate a voltage V_O (smaller than the power-supply voltage V_{DD}) at its output node X. The circuit looking back at node X is equivalent to that shown in Fig. P1.6(b). Observe that this is the Thévenin equivalent of the voltage divider circuit. Find expressions for V_O and R_O




Figure P1.6

1.7 A two-resistor voltage divider employing a 3.3-kΩ and a 6.8-kΩ resistor is connected to a 9-V ground-referenced power supply to provide a relatively low voltage (close to 3V). Sketch the circuit. Assuming exact-valued resistors, what output voltage (measured to ground) and equivalent output resistance result? If the resistors used are not ideal but have a ±5% manufacturing tolerance, what are the extreme output voltages and resistances that can result?

D *1.9 Two resistors, with nominal values of 4.7 k Ω and 10 k Ω , are used in a voltage divider with a +15-V supply to create a nominal +10-V output. Assuming the resistor values to be exact, what is the actual output voltage produced? Which resistor must be shunted (paralleled) by what third resistor to create a voltage-divider output of 10.00 V? If an output resistance of exactly 3.33 k Ω is also required, what do you suggest? What should be done if the original 4.7-k Ω and 10-k Ω resistors are used but the requirement is 10.00 V and 3.00 k Ω ?

Current Dividers

1.10 Current dividers play an important role in circuit design. Therefore it is important to develop a facility for dealing with current dividers in circuit analysis. Figure P1.10 shows a two-resistor current divider fed with an ideal current source 1. Show that

$$I_1 = \frac{R_2}{R_1 + R_2} I$$

$$I_2 = \frac{R_1}{R_1 + R_2}I$$

and find the voltage V that develops across the current divider




Figure P1.10

D 1.11 Design a simple current divider that will reduce the current provided to a 1-k Ω load to 20% of that available from the source

D 1.12 A designer searches for a simple circuit to provide one-third of a signal current I to a load resistance R. Suggest a solution using one resistor. What must its value be? What is the input resistance of the resulting current divider? For a particular value R, the designer discovers that the otherwise-best-available resistor is 10% too high. Suggest two circuit topologies using one additional resistor that will solve this problem. What is the value of

the resistor required? What is the input resistance of the current divider in each case?

D 1.13 A particular electronic signal source generates currents in the range 0 mA to 1 mA under the condition that its load voltage not exceed 1 V. For loads causing more than 1 V to appear across the generator, the output current is no longer assured but will be reduced by some unknown amount. This circuit limitation, occurring, for example, at the peak of a sine-wave signal, will lead to undesirable signal distortion that must be avoided. If a 10-kΩ load is to be connected, what must be done? What is the name of the circuit you must use? How many resistors are needed? What is (are) the(ir) value(s)?

Thévenin Equivalent Circuits

1.14 For the circuit in Fig. P1.14, find the Thévenin equivalent circuit between terminals (a) 1 and 2, (b) 2 and 3, and (c) 1 and 3.




Figure P1.14

1.15 Through repeated application of Thévenin's theorem, find the Thévenin equivalent of the circuit in Fig. P1.15 between node 4 and ground, and hence find the current that flows through a load resistance of 1.5 k Ω connected between node 4 and ground.




Figure P1.15

Circuit Analysis

1.16 For the circuit shown in Fig. P1.16, find the current in all resistors and the voltage (with respect to ground) at their common node using two methods.

as Corrent (Filme homeles areas round round not Received to the homeles expected to see them the Noteonal Detriction and voltage for the common hole infention of the requation and solve it.

Which is thoddon, prefer 81x2

Figure P1 15

117 The circuit shown at a P. Trepressive required for commodition by a colorade. The proof is all of the recommendation of detects from the Results of the recommendation of the control of the control of the results of the control of the results of the results of the results of the results of the control of the results of the results of the control of the results of the results of the control of the results of the control of the results of the control of the results of the results of the control of the results of the results

Figure P1 17

118 For the create of the P. D. Fortille questress to be a created R. De Roth the appropriate of the relation of A. De Roth the propriate of the result of the control of the result directly. Now of A. Control of the result directly. Now of A. Control of the result directly.




Figure P1 1B

AC Circuits

1.19 The periodic ty of recurrent waveforms, such as sine states of \$1\$ are waves, can be completely specified using the one of the pass ble parameters; radian frequency, \$\alpha\$, in radian per second (radis), (conventional) frequency, \$f\$, in hard off, in period \$T\$, in seconds (s). As well, each of the particles can be specified numerically in one of several ways using enter prefixes associated with the basic units, set the notation, or using some combination of both. It is creating pie, a particular period may be specified as \$10.00 to \$1.00 \mus, \$10.00 \mus, \$10.00

- 15 7 (0 08 16 7 = CHZ 18 00 = 6.28 + 10 (ad/s) 20 7 = 0.8 30 7 = 60.11; 47 (7 = 86.01); 47 (7 = 190) MHz
- 120 f.m. the complex impedance, Z, of each of the lefton means circuit elements at 60 Hz, 100 kHz, and 1 GHz
- to R = 1 Q2 th (0 d) O 1 2 d od I 3 o H
- 1.21 Find the complex impedance at 10 kHz of the following
- (b) 1 kO in parallel with 0.01 µF

1 to x 12 in parallel with 1 30 pl

Section 1.1: Signals

- 122 Any given sizing source provides in open or intivoltage and a short-circ off current. For the reflection sources calculate the odernal resistance R the Nonor current, and the Theorems voltage.
- 1.23 A particular signal voltee produces an output of 30 mV with based by a 100 ks2 resistor and 10 mV when loaded by a 10 ks2 resistor. Calculate the Thévenin voltage, Norton current, and source resistance.
- 1.24 A temperature sensor is specified to provide 2 mV/°C. When connected to a load resistance of 10 k Ω , the output voltage was measured to charge by 10 mV, corresponding to a change in temperature of 10 C. What is the source resistance of the sensor?
- 125 R, for to the They could Norton representations of $V_{\rm Norton}$ wout, c (Fig. 1.1). If the current supplied by the source is denoted—and the voltage appearing between the source out at term makes denoted $v_{\rm N}$, sketch and clearly label $v_{\rm N}$ versus for the
- 126 The connection of a signal source to an associated signal processor or amplifier generally involves some degree of signal liss is measured at the processor or amplifier input. Considering the two signal-source representations shown in Fig. 1.1, provide two sketches showing each signal-source representation consisted to the input terminals (and corresponding input resistance of a signal processor. What signal-processor input resistance will result in 96% of the open-circuit voltage being district to the processor? What input resistance will result in the of the short-circuit signal current entering the processor?

Section 1.2: Frequency Spectrum of Signals

1.27 To familiarize yourself with typical values of angular f, conv, conv, conventional frequency f, and period f, complete the entries in the following table:

Case	ω (rad s)	f (Hz)	7 (5)
a		1 × 10°	
6	1×10^{4}		
14		60	
5	6.28 × 10°	•	
r			1 × 10°

- 1.28 For the fellow repending order value.
- (a) 117 V rms, a household-power voltage in North America

- (b) 33.9 V peak, a somewhat common peak voltage in rectifier circuits
- (c) 220 V rms, a household-power voltage in parts of Europe
- (d) 220 kV rms, a high-voltage transmission-line voltage in North America
- 1.29 Give expressions for the sine-wave voltage signals having
- (a) 10-V peak amplitude and 10-kHz frequency
- (b) 120-V rms and 60-Hz frequency
- (c) 0.2-V peak-to-peak and 1000-rad/s frequency
- (d) 100-mV peak and 1 ms period
- 1.30 Using the information provided by Eq. (1.2) in association with Fig. 1.5, characterize the signal represented by $t(t) = 1/2 + 2/\pi (\sin 2000\pi t + \frac{1}{2} \sin 6000\pi t + \frac{1}{2} \sin 10,000\pi t + \cdots)$. Sketch the waveform. What is its average value? Its peak-to-peak value? Its lowest value? Its highest value? Its frequency? Its peace?
- 1.31 Measurements taken of a square-wave signal using a frequency-selective voltmeter (called a spectrum analyzer) show its spectrum to contain adjacent components (spectral lines) at 98 kHz and 126 kHz of amplitudes 63 mV and 49 mV, respectively. For this signal, what would direct measurement of the fundamental show its frequency and amplitude to be? What is the rms value of the fundamental? What are the peak-to-peak amplitude and period of the originating square wave?
- 1.32 What is the fundamental frequency of the highest-frequency square wave for which the fifth harmonic is barely audible by a relatively young listener? What is the fundamental frequency of the lowest-frequency square wave for which the fifth and some of the higher harmonics are directly heard? (Note that the psychoacoustic properties of human hearing allow a listener to sense the lower harmonics as well.)
- 1.33 Find the amplitude of a symmetrical square wave of period 7 that provides the same power as a sine wave of peak amplitude V and the same frequency. Does this result depend on equality of the frequencies of the two waveforms?

Section 1.3: Analog and Digital Signals

- 1.34 Give the binary representation of the following decimal numbers 0, 5, 8, 25, and 57
- 1.35 Consider a 4-bit digital word $b_1b_2b_3$, in a format called signed-magnitude, in which the most significant bit, b_1 , is interpreted as a sign bit—0 for positive and 1 for negative values. List the values that can be represented by this scheme. What is peculiar about the representation of zero? For a particular analog-to-digital converter (ADC), each change in 6 corresponds to a 0.5-V change in the analog input. What is the full range of the analog signal that can be represented? What signed-magnitude digital code results for an input of $\pm 2.5 \text{ V}^{\circ}$. For $\pm 2.6 \text{ V}^{\circ}$ For $\pm 2.6 \text{ V}^{\circ}$? For $\pm 2.6 \text{ V}^{\circ}$?




Figure P1.37

- 1.36 Consider an N-bit ADC whose analog input varies between 0 and V_{FS} (where the subscript FS denotes "full scale").
- (a) Show that the least significant bit (LSB) corresponds to a change in the analog signal of $V_{FS}/(2^N-1)$. This is the resolution of the converter
- (b) Convince yourself that the maximum error in the conversion (called the quantization error) is half the resolution; that is, the quantization error = $V_{ES}/2(2^N-1)$.
- (c) For $V_{FS} = 10$ V, how many bits are required to obtain a resolution of 5 mV or better? What is the actual resolution obtained? What is the resulting quantization error?
- 1.37 Figure P1.37 shows the circuit of an N-bit digital-to-analog converter (DAC). Each of the N bits of the digital word to be converted controls one of the switches. When the bit is 0, the switch is in the position labeled 0; when the bit is 1, the switch is in the position labeled 1. The analog output is the current t_0 , $V_{\rm ref}$ is a constant reference voltage.
- (a) Show that

$$t_1 = \frac{1}{R} \cdot \frac{h}{2} + \frac{h}{2} + \cdots + \frac{f}{2}$$

- (b) Which bit is the LSB? Which is the MSB?
- (c) For $V_{ret} = 10 \text{ V}$, $R = 5 \text{ k}\Omega$, and N = 6, find the maximum value of t_0 obtained. What is the change in t_0 resulting from the LSB changing from 0 to 1?
- 1.38 In compact-disc (CD) audio technology, the audio signal is sampled at 44.1 kHz. Each sample is represented by 16 bits. What is the speed of this system in bits per second?

Section 1.4: Amplifiers

- 1.39 Various amplifier and load combinations are measured as listed below using rms values. For each, find the voltage, current, and power gains (A_o, A_o) and A_o , respectively) both as ratios and in dB:
- (a) $v_i = 100 \text{ mV}$, $t_i = 100 \text{ } \mu\text{A}$, $v_o = 10 \text{ V}$, $R_i = 100 \text{ } \Omega$
- (b) $v = 10 \,\mu\text{V}$, $i_i = 100 \,\text{nA}$, $v_o = 2 \,\text{V}$, $R_t = 10 \,\text{k}\Omega$
- (c) $v_i = 1 \text{ V}, i_i = 1 \text{ mA}, v_0 = 10 \text{ V}, R_L = 10 \Omega$
- 1.40 An amplifier operating from ± 3 -V supplies provides a 2.2-V peak sine wave across a $100-\Omega$ load when pro-

- vided with a 0.2-V peak input from which 1.0 mA peak is drawn. The average current in each supply is measured to be 20 mA. Find the voltage gain, current gain, and power gain expressed as ratios and in decibels as well as the supply power, amplifier dissipation, and amplifier efficiency.
- 1.41 An amplifier using balanced power supplies is known to saturate for signals extending within 1.2 V of either supply. For linear operation, its gain is 500 V/V. What is the rms value of the largest undistorted sine-wave output available, and input needed, with \pm S-V supplies? With \pm 10-V supplies? With \pm 15-V supplies?
- 1 42 Symmetrically saturating amplifiers, operating in the so-called clipping mode, can be used to convert sine waves to pseudo-square waves. For an amplifier with a small-signal gain of 1000 and clipping levels of ±9 V, what peak value of input sinusoid is needed to produce an output whose extremes are just at the edge of clipping? Clipped 90% of the time? Clipped 99% of the time?

Section 1.5: Circuit Models for Amplifiers

- 1.43 Consider the voltage-amplifier circuit model shown in Fig. 1.16(b), in which $A_{v_0} = 10 \text{ V/V}$ under the following conditions:
- (a) $R_i = 10R_i$, $R_i = 10R$
- (b) R R R R
- (c) R = R = 10, R = R = 10

Calculate the overall voltage gain v_o/v_s in each case, expressed both directly and in decibels.

- 1.44 An amplifier with 40 dB of small-signal, open-circuit voltage gain, an input resistance of 1 M Ω , and an output resistance of 10 Ω , drives a load of 100 Ω . What voltage and power gains (expressed in dB) would you expect with the load connected? If the amplifier has a peak output-current limitation of 100 mA, what is the rms value of the largest sine-wave input for which an undistorted output is possible? What is the corresponding output power available?
- 1.45 A 10-mV signal source having an internal resistance of 100 k Ω is connected to an amplifier for which the input resistance is 10 k Ω the open circuit voltage gain is 1000 V , and the output resistance is 1 k Ω . The amplifier is connected in turn to a 100- Ω load. What overall voltage gain results as

measured from the source internal voltage to the load? Where did all the gain go? What would the gain be if the source was connected directly to the load? What is the ratio of these two gains? This ratio is a useful measure of the benefit the amplifier brings.

- 1.46 A buffer amplifier with a gain of 1 V/V has an input resistance of 1 M Ω and an output resistance of 10 Ω It is connected between a 1-V, 100-k Ω source and a 100- Ω load What load voltage results? What are the corresponding voltage, current, and power gains (in dB)?
- 1.47 Consider the cascade amplifier of Example 1.3. Find the overall voltage gain v_a/v_c obtained when the first and second stages are interchanged. Compare this value with the result in Example 1.3, and comment.
- 1.48 You are given two amplifiers, A and B, to connect in cascade between a 10-mV, 100-k Ω source and a 100- Ω load. The amplifiers have voltage gain, input resistance, and output resistance as follows: for A, 100 V/V, 10 k Ω , 10 k Ω , respectively; for B, 1 V/V, 100 k Ω , 100 Ω , respectively. Your problem is to decide how the amplifiers should be connected. To proceed, evaluate the two possible connections between source S and load L, namely, SABL and SBAL. Find the voltage gain for each both as a ratio and in decibels. Which amplifier arrangement is best?
- **D** *1.49 A designer has available voltage amplifiers with an input resistance of 10 k Ω , an output resistance of 1 k Ω , and an open-circuit voltage gain of 10. The signal source has a 10-k Ω resistance and provides a 10-mV rms signal, and it is required to provide a signal of at least 2 V rms to a 1-k Ω load. How many amplifier stages are required. What is the output voltage actually obtained.
- **D *1.50** Design an amplifier that provides 0.5 W of signal power to a 100- Ω load resistance. The signal source provides a 30-mV rms signal and has a resistance of 0.5 M Ω . Three types of voltage-amplifier stages are available:
- (4) A high-input-resistance type with $R_i=1~{\rm M}\Omega$, $A_{\rm ro}=10$, and $R_i=10~{\rm k}\Omega$
- (b) A high-gain type with $R_i = 10$ kΩ, $A_{in} = 100$, and $R_i = 1$ kΩ
- (c) A low-output-resistance type with $R=10~\mathrm{k}\Omega$, $A_1=1$ and $R_1=20~\Omega$

Design a suitable amplifier using a combination of these stages. Your design should utilize the minimum number of stages and should ensure that the signal level is not reduced below 10 mV at any point in the amplifier chain. Find the load voltage and power output realized.


- **D** *1.51 It is required to design a voltage amplifier to be driven from a signal source having a 10-mV peak amplitude and a source resistance of 10 k Ω to supply a peak output of 3 V across a 1-k Ω load.
- (a) What is the required voltage gain from the source to the load?

- (b) If the peak current available from the source is 0.1 μ A, what is the smallest input resistance allowed? For the design with this value of R_s , find the overall current gain and power gain
- (c) If the amplifier power supply limits the peak value of the output open-circuit voltage to 5 V, what is the largest output resistance allowed?
- (d) For the design with R, as in (b) and R as in (c), what is the

required value of open-circuit voltage gain
$$\left(i.e., \frac{v_o}{v_o}\Big|_{g_{i,n}}\right)$$
 of

the amplifier?

- (e) If, as a possible design option, you are able to increase R_i to the nearest value of the form $1\times 10^n\,\Omega$ and to decrease R_0 to the nearest value of the form $1\times 10^m\,\Omega$, find (i) the input resistance achievable; (ii) the output resistance achievable; and (iii) the open-circuit voltage gain now required to meet the specifications
- **D** 1.52 A voltage amplifier with an input resistance of $10 \text{ k}\Omega$, an output resistance of 200Ω , and a gain of 1000 V/V is connected between a $100\text{-k}\Omega$ source with an open-circuit voltage of 10 mV and a $100\text{-}\Omega$ load. For this situation:
- (a) What output voltage results?
- (b) What is the voltage gain from source to load?
- (c) What is the voltage gain from the amplifier input to the load?
- (d) If the output voltage across the load is twice that needed and there are signs of internal amplifier overload, suggest the location and value of a single resistor that would produce the desired output. Choose an arrangement that would cause minimum disruption to an operating circuit. (Hint: Use parallel rather than series connections.)
- 1.53 A current amplifier for which $R_0 = 1 \text{ k}\Omega$, $R_0 = 10 \text{ k}\Omega$, and $A_0 = 100 \text{ A/A}$ is to be connected between a 100-mV source with a resistance of $100 \text{ k}\Omega$ and a load of $1 \text{ k}\Omega$. What are the values of current gain i_e/i_e of voltage gain v_e/v_e , and of power gain expressed directly and in decibels?
- 1.54 A transconductance amplifier with $R_i = 2 \text{ k}\Omega$, $G_m = 40 \text{ mA/V}$, and $R_i = 20 \text{ k}\Omega$ is fed with a voltage source having a source resistance of 2 k Ω and is loaded with a 1-k Ω resistance. Find the voltage gain realized
- **D** **1.55 A designer is required to provide, across a 10-k Ω load, the weighted sum, $v_0 = 10v_1 + 20v_2$, of input signals v_1 and v_2 , each having a source resistance of 10 k Ω . She has a number of transconductance amplifiers for which the input and output resistances are both 10 k Ω and $G_m = 20$ mA/V, together with a selection of suitable resistors. Sketch an appropriate amplifier topology with additional resistors selected to provide the desired result. (*Hint*: In your design, arrange to add currents.)
- 1.56 Figure P1.56 shows a transconductance amplifier whose output is fed back to its input. Find the input resistance



 R_{a}

Figure P1.56

 R_{in} of the resulting one-port network. (Hint. Apply a test voltage v_i between the two input terminals, and find the current i_a drawn from the source. Then, $R_{in} \equiv v_i/i_{i+1}$

D 1.57 It is required to design an amplifier to sense the open-circuit output voltage of a transducer and to provide a proportional voltage across a load resistor. The equivalent source resistance of the transducer is specified to vary in the range of $1 \text{ k}\Omega$ to $10 \text{ k}\Omega$. Also, the load resistance varies in the range of $1 \text{ k}\Omega$ to $10 \text{ k}\Omega$. The change in load voltage corresponding to the specified change in R, should be 10% at most Similarly, the change in load voltage corresponding to the specified change in R_i should be limited to 10%. Also, corresponding to a 10-mV transducer open-circuit output voltage, the amplifier should provide a minimum of 1 V across the load. What type of amplifier is required? Sketch its circuit model, and specify the values of its parameters. Specify appropriate values for R_i and R_i of the form $1 \times 10^m \Omega$

D 1.58 It is required to design an amplifier to sense the short-circuit output current of a transducer and to provide a proportional current through a load resistor. The equivalent source resistance of the transducer is specified to vary in the range of 1 k Ω to 10 k Ω . Similarly, the load resistance is known to vary over the range of 1 k Ω to 10 k Ω . The change in load current corresponding to the specified change in R, is required to be limited to 10%. Similarly, the change in load current corresponding to the specified change in R, should be 10% at most. Also, for a nominal short-circuit output current of the transducer of 10 μ χ , the amplifier is required to provide a minimum of 1 m Λ through he load. Who type of amplifier is required. Sketc the e-reunt model of the implifier, not specify values for 1 s parameters. Select appropriate values for R, and R, in the form 1 \times 10° Ω .

D 1.59 It is required to design an amplifier to sense the open-circuit output voltage of a transducer and as provide a proportional current through a good resister, the equivalent source resistance of the transducer is peeded to vary at the range of $1 \text{ k}\Omega$ Also the load resistance is known to vary in the range of $1 \text{ k}\Omega$ to $10 \text{ k}\Omega$. The change in the current supplied to the load corresponding to the specified charge in R is so be 10° at most 8 millips, the change in load current corresponding to the specified change in R_t is to be 10° 0 at

most. Also, for a nominal transducer open-circuit output voltage of 16 mX the amplifier is required to provide a minimum of 1 mX current through the load. What type α a uplifier is required? Sketch the amplifier circuit model, and specify values for its parameters. For R and R specify values in the form $1 \times 10^m \Omega$.

D 1.60 It is required to design an amplifier to sense the short-circuit output output a transducer and to provide a proportional voltage across a load resistor. The equivalent source resistance of the transducer is specified to vary in the range of 1 k Ω to 10 k Ω . Similarly, the load resistance is known to vary in the range of 1 k Ω to 10 k Ω . The change in load voltage corresponding to the specified change in R_i should be 10° , at most Similarly the change in load voltage corresponding to the specified change in R_i is to be limited to 10° 0. Also, for a nominal transducer short-circuit output current of $10 \,\mu$ A, the amplifier is required to provide a minimum voltage across the load of 1 V. What type of amplifier is required? Sketch its circuit model, and specify the values of the model parameters. For R_i and R_i , specify appropriate values in the form $1 \times 10^{\circ} \,\Omega$

1.61 For the circuit in Fig. P1.61, show that

$$\frac{v_c}{v_b} = \frac{-\beta R_L}{r_x + (\beta + 1)R_E}$$

and

$$\frac{v_e}{v_h} = \frac{R_E}{R_E + (r_m/(\beta + 1))}$$





Figure P1.61

1.62 An amplifier with an input resistance of 10 k Ω , when driven by a current source of 1 μ V and a source resistance of 100 k Ω has a short circuit output causes of 10 in V and in open circuit output voltage of 10 V. The device is driving a 4-k Ω load Give the values of the

voltage gain, current gain, and power gain expressed as ratios and in decibels?

1.63 Figure P1.63(a) shows two transconductance amplifiers connected in a special configuration. Find v_0 in terms of v and v_1 . Let $g_m = 100$ mA/V and R = 5 kΩ If $v_1 = v_2 = 1$ V, find the value of v_0 . Also, find v_n for the case $v_1 = 1.01$ V and $v_2 = 0.99$ V. (Note: This circuit is called a differential amplifier and is given the symbol shown in Fig. P1.63(b). A particular type of differential amplifier known as an operational amplifier will be studied in Chapter 2.)






Figure P1 63

1.64 Any linear two-port network including linear amphiliers can be represented by one of four possible parameter sets, given in Appendix C. For the voltage amphilier, the most convenient representation is in terms of the g parameters. If the amphilier input port is labeled as port 1 and the output port as port 2, its g-parameter representation is described by the two equations:

$$I_1 = g_{11}V_1 + g_{12}I_2$$

$$V_2 = g_2 V_1 + g_{22}I_2$$

Figure P1.64 shows an equivalent circuit representation of these two equations. By comparing this equivalent circuit to that of the voltage amplifier in Fig. 1.16(a), identify corresponding currents and voltages as well as the correspondence between the parameters of the amplifier equivalent circuit and the g parameters. Hence give the g parameter that corresponds to each of $R_{\mu}A_{\mu}$, and R_{μ} . Notice that there is an additional g parameter with no correspondence in the amplifier equivalent circuit. Which one? What does it signify? What assumption did we make about the amplifier that resulted in the absence of this particular g parameter from the equivalent circuit in Fig. 1.16(a)?



Figure P1.64

Section 1.6: Frequency Response of Amplifiers

1.65 Use the voltage-divider rule to derive the transfer functions $T(s) = V_o(s)/V_o(s)$ of the circuits shown in Fig. 1.22, and show that the transfer functions are of the form given at the top of Table 1.2.

1.66 Figure P1.66 shows a signal source connected to the input of an amplifier. Here R_i is the source resistance, and R_i and C_i are the input resistance and input capacitance, respectively, of the amplifier. Derive an expression for $U_i(s)/V_i(s)$, and show that it is of the low-pass STC type. Find the 3-dH frequency for the case $R_i = 20 \text{ k}\Omega$, $R_i = 80 \text{ k}\Omega$, and $C_i = 5 \text{ pF}$




Figure P1.66

1.67 For the circuit shown in Fig. P1.67, find the transfer function $I(s) = I_{\alpha}(s) + I_{\alpha}(s)$ and arrange it in the appropriate standard form from Table 1.2. Is this a high-pass or a low-pass network? What is its transmission at very high frequencies? [Estimate this directly, as well as by letting $s \to \infty$ in your expression for I(s).] What is the comer frequency I(s)? For I(s) = I(s) + I(




Figure P1.67

D 1.68 It is required to couple a voltage source V_i , with a resistance R_i to a load R_i via a capacitor C. Derive an expression for the transfer function from source to load (i.e., V_L/V_s), and show that it is of the high-pass STC type. For $R_i = 5 \text{ k}\Omega$ and $R_z = 20 \text{ k}\Omega$, find the smallest coupling capacitor that will result in a 3-dB frequency no greater than 10 Hz.

1.69 Measurement of the frequency response of an amplifier yields the data in the following table.

f (Hz)	7 (dB)	2 T (°)
0	41	
100	\$1	
(1)(10)		
10,	ξ7	18
.0	26	
	l)	

Provide plausible approximate values for the missing entries. Also, sketch and clearly libel the migratude frequency response (i.e., provide a Bode plot) for this amplifier.

1.70 Measurement of the frequency response of an amplifier yields the data in the following table.

f (Hz)		11	10	U	100	10	10	10	
[T-(d8)	()	20	1"	40			17	20	()

Provide approximate plausible values for the missing table entries. Also, sketch and clearly label the magnitude frequency response (Bode plot) of this amplifier.

1.71 The unity-gain voltage amplifiers in the circuit of Fig. P1.71 have infinite input resistances and zero output resistances and thus function as perfect buffers. Convince yourself that the overall gain V_o/V_o will drop by 3 dB below the value at dc at the frequency for which the gain of each RC circuit is 1.0 dB down. What is that frequency in terms of CR^o

1.72 A manufacturing error causes an internal node of a high-frequency amplifier whose Thévenin-equivalent node resistance is $100\,\mathrm{k}\Omega$ to be accidentally shunted to ground by a capacitor (i.e., the node is connected to ground through a capacitor) If the measured 3-dB handwidth of the amplifier is reduced from the expected 6 MHz to 120 kHz, estimate the value of the shunting capacitor. If the original cutoff frequency can be attributed to a small parasitic capacitor at the same internal node (i.e., between the node and ground), what would you estimate it to be?

D •1.73 A designer wishing to lower the overall upper 3-dB frequency of a three-stage amplifier to 10 kHz considers shunting one of two nodes: Node A, between the output of the first stage and the input of the second stage, and Node B, hetween the output of the second stage and the input of the third stage, to ground with a small capacitor. While measuring the overall frequency response of the amplifier, she connects a capacitor of 1 nF, first to node A and then to node B, lowering the 3-dB frequency from 2 MHz to 150 kHz and 15 kHz, respectively. If she knows that each amplifier stage has an input resistance of 100 kΩ, what output resistance must the driving stage have at node A? At node B? What capacitor value should she connect to which node to solve her design problem most economically?

D 1.74 An amplifier with an input resistance of $100~\text{k}\Omega$ and an output resistance of $1~\text{k}\Omega$ is to be capacitor-coupled to a $10\text{-k}\Omega$ source and a $1\text{-k}\Omega$ load. Available capacitors have values only of the torm $1\times10~\text{f}$. What are the values of the




Figure P1.76

smallest conjunctors needed to ensure that the comer frequency associated with each is less than 100 Hz? What actual corner frequencies result? For the situation in which the bisic amplifier has an open-circuit voltage gain (A_{co}) of 100 V/V, find an expression for $T(s) = V_o(s)/V_o(s)$.

*1.75 A voltage amplifier has the transfer function

$$A = \frac{100}{1.1 + i \frac{f}{10^3} - 1 + \frac{40}{if}}$$

Using the Bode plots for low-pass and high-pass STC networks (Figs. 1.23 and 1.24), sketch a Bode plot for $[A_i]$. Give approximate values for the gain magnitude at f = 10 Hz, 10° Hz, 10° Hz, 10° Hz, 10° Hz, and 10° Hz. Find the bandwidth of the amplifier (defined as the frequency range over which the gain remains within 3 dB of the maximum value).

*1.76 For the circuit shown in Fig. P1.76 first, evaluate $T(s) = V_i(s)/V_s(s)$ and the corresponding cutoff (corner) frequency. Second, evaluate $T_o(s) = V_o(s)/V_i(s)$ and the corresponding cutoff frequency. Put each of the transfer functions in the standard form (see Table 1.2), and combine them to form the overall transfer function, $T(s) = T_i(s) \times T_o(s)$. Provide a Bode magnitude plot for $|T(j\omega)|$. What is the bandwidth between 3-dB cutoff points?

D **1.77 A transconductance amplifier having the equivalent circuit shown in Table 1.1 is fed with a voltage source V_i , having a source resistance R_i , and its output is connected to a load consisting of a resistance R_i in parallel with a capacitance C_i . For given values of R_i , R_i , and C_i , it is required to specify the values of the amplifier parameters R_i , G_m , and R_i to meet the following design constraints:

(a) At most, x% of the input signal is lost in coupling the signal source to the amplifier (i.e., $V_i \ge [1 - (x/100)]V_i$)

(b) The 3-dB frequency of the amplifier is equal to or greater than a specified value $f_{1,m}$.

(c) The dc gain V_o/V_o is equal to or greater than a specified value A_o .

Show that these constraints can be met by selecting

$$\begin{split} R & \ge \sqrt{\frac{01}{x}} - 1 / R \\ R & \le \frac{1}{2 \pi t^2_{1B} (1 - (1 - R))} \\ \epsilon_{t_0} & \ge \frac{A_0 / [1 - (x / 100)]}{(R_1 \parallel R_0)} \end{split}$$

Find R_i , R_i , and G_m for $R_i=10~\mathrm{k}\Omega$, x=20%, $A_n=80$, $R_i=10~\mathrm{k}\Omega$, $C_i=10~\mathrm{pF}$, and $f_{\mathrm{tdR}}=3~\mathrm{MHz}$

*1.78 Use the voltage-divider rule to find the transfer function $V_n(s)/V_n(s)$ of the circuit in Fig. P1.78. Show that the transfer function can be made independent of frequency if the condition $C_1R_1=C_2R_3$ applies. Under this condition the circuit is called a **compensated attenuator** and is frequently employed in the design of oscilloscope probes. Find the transmission of the compensated attenuator in terms of R_1 and R_2 .




Figure P1.78

*1.79 An amplifier with a frequency response of the type shown in Fig. 1.21 is specified to have a phase shift of magnitude and greater than 11.4° over the amplifier bandwidth, which extends from 100 Hz to 1 kHz. It has been found that the gain falloff at the low-frequency end is determined by the response of a high-pass STC circuit and that at the high-frequency end it is determined by a low-pass STC circuit. What do you expect the corner frequencies of these two circuits to be? What is the drop in gain in decibels (relative to the maximum gain) at the two frequencies that define the amplifier bandwidth? What are the frequencies at which the drop in gain is 3 dB?

CHAPTER 2

Operational Amplifiers

1m		od	14	~P	10	Ph.	6.2
ш	Ų.	VU	ш	UL	10	ш	20

- 2.1 The Ideal Op Amp 54
- 2.2 The Inverting Configuration 58
- 2.3 The Noninverting Configuration 67
- 2.4 Difference Amplifiers 71
- 2.5 Integrators and Differentiators 80

- 2.6 DC Imperfections 88
- 2.7 Effect of Finite Open-Loop Gain and
 Bandwidth on Circuit Performance 97
- 2.8 Large-Signal Operation of Op Amps 102

Summary 107

Problems 108

IN THIS CHAPTER YOU WILL LEARN

- 1. The terminal characteristics of the ideal op amp.
- 2 How to analyze circuits containing op amps, resistors, and capacitors
- 3. How to use op amps to design amplifiers having precise characteristics
- 4 How to design more sophisticated op-amp circuits, including summing amplifiers, instrumentation amplifiers, integrators, and differentiators.
- 5 Important nonideal characteristics of op amps and how these limit the performance of basic op-amp circuits.

Introduction

Having learned basic amplifier concepts and terminology, we are now ready to undertake the study of a circuit building block of universal importance. The operational amplifier (op amp). Op amps have been in use for a long time, their initial applications being primarily in the areas of analog computation, and soph sticated instrumentation. Early op amps were constructed from discrete components (vacuum tabes and then transistors, and resistors), and their cost was prohibitively high (tens of dollars). In the mid 1960s the first integrated circuit (IC) op amp was produced. This unit (the μN 709) was made up of a relatively large number of transistors and resistors all on the same silicon chip. Although its characteristics were poor (by today's standards) and its price was still quite high, its appearance signaled a new era in electronic circuit design. Electronics engineers started using op amps in large quantities, which caused their price to drop dramatically. They also demanded better quality op imps. Semiconductor manufacturers responded quickly, and within the span of a few years, high-quality op amps became available at extremely low prices (tens of cents) from a large number of suppliers.

One of the reasons for the popularity of the oplamp is its versatility. As we will shortly see, one can do almost anything with oplamps? I qually important is the fact that the IC oplamp has characteristics that closely approach the assumed ideal. I us implies that it is quite easy to design circuits using the IC oplamp. Also, op-amp circuits work at performance levels that are quite close to those predicted theoretically. It is for this reason that we are sticking oplamps at this early stage. It is expected that by the end of this chapter the reader should be able to design nontrivial circuits successfully using oplamps.

As already implied, an IC op a np is made up of a large number (tens of more) of transistors, resistors, and (asually) one capacitor connected in a rather complex circuit. Since

we have not yet studied transistor circuits, the circuit inside the op amp will not be discussed in this chapter. Rather, we will treat the op amp as a circuit building block and study its terminal characteristics and its applications. This approach is quite satisfactory in many op-amp applications. Nevertheless, for the more difficult and demanding applications it is quite useful to know what is inside the op-amp package. This topic will be studied in Chapter 12. More advanced applications of op an ps will appear in later chapters.

2.1 The Ideal Op Amp

2.1.1 The Op-Amp Terminals

From a signal point of view the op amp has three terminals: two input terminals and one output terminal. Figure 2.1 shows the symbol we shall use to represent the op amp. Ferninals 1 and 2 are input terminals, and terminal 3 is the output terminal. As explained in Section 1.4, amp if iers require do power to operate. Most 10 op amps require two do power supplies, as shown in Fig. 2.2. Two terminals, 4 and 5, are brought out of the op-amp package and connected to a positive voltage 1, and a negative voltage. 1, the respectively. In Fig. 2.2(b) we explicitly show the two do power supplies as batteries with a common ground. It is interesting to note that the reference grounding point in op-amp circuits is just the common terminal of the two power supplies, that is, no terminal of the op-amp package is physically connected to ground. In what follows we will not, for simplicity, explicitly show the op amp power supplies.




Figure 2.1 Circuit symbol for the op amp.




Figure 2.2 The op amp shown connected to de power supplies

In addition to the three signal terminals and the two power-supply terminals, an op amp may have other terminals for specific purposes. These other terminals can include terminals for frequency compensation and terminals for offset nulling, both functions will be explained in later sections.

akartaist

2.1 What is the mir imum number of terminals required by a single op amp? What is the minimum number of term hals required on an integrated-circuit package containing four op amps, called a quad op amp)?

Ans. 5: 14

2.1.2 Function and Characteristics of the Ideal Op Amp.

We now consider the encurt function of the optamp. The optamp is designed to sense the difference between the voltage signals applied at its two input terminals (i.e., the quantity $i \to 1$ multiply this by a number A_i and cause the resulting voltage $A_i(v) = i \to 1$ to appear at output terminal A_i . Thus $i = A_i(v) = i \to 1$. Here it should be emphasized that when we talk about the voltage at a terminal we mean the voltage between that terminal and ground, thus $i \to 1$ means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i and A_i means the voltage applied between terminal A_i means the voltage applied terminal A_i means the voltage applied terminal A_i means the v

The ideal op an p is not supposed to draw any input current, that is, the signal current into terminal 1 and the signal current into terminal 2 are both zero. In other words, the input impedance of an ideal op amp is supposed to be infinite.

How about the output terminal 3° This terminal is supposed to act as the output terminal of an ideal voltage source. That is, the voltage between terminal 3 and ground will always be equal to $I(x) = v_{y}$, independent of the current that may be drawn from terminal 3 into a load impedance. In other words, the output impedance of an ideal op any is supposed to be zero.

Putting together all of the above, we arrive at the equivalent circuit model shown in Fig. 2.3. Note that the output is in phase with this same sign as) ν and is out of phase with that the opposite sign of ν . For this reason, input terminal 1 is called the **inverting input terminal** and is distinguished by a "-" sign, while input terminal 2 is called the **noninverting input terminal** and is distinguished by a "+" sign

As can be seen from the above description, the optamp responds only to the *lifteren* a signal v_i , v_i and hence ignores any signal common to both inputs. That is, if $v_i = v_i = 1/V$, then the output will (ideally) be zero. We call this property common-mode rejection, and we conclude that an ideal optamp has zero common-mode gain or, equivalently, riffinite common-mode rejection. We will have more to say about this point later. For the time being note that the optamp is a differential input, single ended-output amplifier, with the letter term referring to the fact that the output appears between terminal 3 and ground

Some op amps are designed to have differential outputs. This topic will not be discussed in this book Rather, we confine ourselves here to single ended cutput op amps, which construte the vast majority of commercially available op amps.




Figure 2.3 Equivalent circuit of the ideal op amp.

Furthermore, gain 4 is called the differential gain, for obvious reasons. Perhaps not so obvious is another name that we will attach to E the open-loop gain. The reason for this name will become obvious later on when we "close the loop" around the optimp and define another gain, the closed-loop gain

Ar important characteristic of cp amps is that they are direct-coupled or dc amplifiers. where de stands for direct-coupled (it could equally well stand for direct current, since a direct-coapled amplifier is one that amplifies signals whose frequency is as lew as zero.) The fact that op an ps are direct-coupled devices will allow us to use them in many important applications. Unfortunately, though, the direct-coupling property can cause some serious practical problems, as will be discussed in a later section.

How about bandwidth. The ideal op amp has a gain. I hat remains constant down to zero frequency and up to infinite frequency. That is, ideal op amps will amplify signals of any frequency with equal gain, and are thus said to have infinite bandwidth.

We have discussed all of the properties of the ideal op amp except for one, which in fact is the most important. This has to do with the value of 4. The ideal op amp should have a gain A whose value is very large and ideally impirate. One may justifiantly ask. If the gain 4 is infinite how are we going to use the op amp? The answer is very simple. In a most all applications the op amp will met be used alone in a so-called open-loop configuration. Rather we will use other compenents to apply feedback to close the loop around the opamp, as will be illustrated in detail in Section 2.2.

For future reference. Table 2.1 lists the characteristics of the ideal op amp-

Table 2.1 Characteristics of the Ideal Op Amp

- 1. Infinite input impedance
- 2. Zero output impedance
- 3. Zero common-mode gain or, equivalently, infinite common-mode rejection
- 4 Infinite open loop gain A
- 5. Infinite bandwidth

The differential input signal ϵ , samply the difference between the two input signals v_i and v_i ; that is,

$$v_{ld} = v_2 - v, \tag{2.1}$$

The common-mode input signal v_n is the average of the two input signals τ and v, namely,

$$v_{lcm} = \frac{1}{2}(v_1 + v_2) \tag{2.2}$$


Equations (2.1) and (2.2) can be used to express the input signals v and v in terms of their differential and common-mode components as follows:

$$v_1 = v_{lom} - v_{ld}/2 \tag{2.3}$$

and

$$v_2 = v_{lvm} + v_{ld}/2 \tag{2.4}$$


These equations can in turn lead to the pictorial representation in Fig. 2 4



E-gure 2.4. Representation of the signal sources—and a in terms of their differential and common-mode components.

2.2 Consider an optamp that is ideal except that its open loop gain t = 10. The optamp is used in a feedback circuit, and the voltages appearing at two of its three signal terminals are measured. In cach of the following cases, use the measured values to find the expected value of the voltage in the third terminal. Also give the differential and common mode input signals in each case. (a) v = 0.V and v = 2.V. (b) v = +5.V and v = -1.0V. (c) v = 1.002.V and v = 0.998.V. (d) v = 3.6.V and v = 3.6.V. Ans. (i) v = 0.002.V. v = 2.6.V. v = 1.6.V. (c) v = -1.6.V. v = -1.6.V. (d) v = -3.6.V.

the open-loop gain A. Ans. $v_1 = \mu G_{\nu} R(v_2 - v_1)$; A = 10,000 V/V or 80 dB



2.2 The Inverting Configuration

As mentioned above, op amps are not used alone, rather, the op amp is connected to passive components in a feedback circuit. There are two such basic circuit configurations employing an op amp and two resistors, the inverting configuration, which is studied in this section, and the non-inverting configuration, which we shall study in the next section.

Figure 2.5 shows the inverting configuration—t consists of one op amp and two resistors R_1 and R_2 . Resistor R_3 is connected from the output terminal of the op amp, territinal 3, back to the inverting or negative input terminal 1. We speak of R_3 is applying negative feedback of R_4 were connected between terminals 3 and 2 we would have called this positive feedback. Note also that R_3 cross the loop around he op amp. In addition to adding R_4 , we have grounded terminal 2 and connected a resistor R_4 between terminal 1 and an input signal source with a voltage α . The output of the overall circuit is taken at terminal 3 (i.e., between terminal 3 and

0




Figure 2.5 The inverting closed loop configuration.

ero ind). Fermin if 3 is, of course, a convenient point from which to take the output, since the impedance level there is deally zero. Thus the voltage v will not depend on the value of the current that might be supplied to a load impedance connected between terminal 3 and ground.

2.2.1 The Closed-Loop Gain

We now wish to analyze the circuit in Fig. 2.5 to determine the closed-loop gain G defined as

$$G\equiv \frac{v_o}{v_t}$$

We will do so assuming the optimp to be ideal. Figure 2 6(a) shows the equivalent circuit, and the analysis proceeds as follows. The main t is very large (ideally infinite). If we assume that the circuit is "working" and producing a finite output voltage at terminal 3, then the voltage between the optimp input terminals should be negligibly small and ideally zero specifically, if we call the output voltage v_O , then, by definition,

$$v_2 - v_1 = \frac{v_0}{A} = 0$$

I follows that the veltage at the inverting input terminal (v_i) is given by $v_i = i$. That is, because the gain f approaches infinity the voltage v_i approaches and ideally equals v_i . We speak of this as the two input terminals "tracking each other in potential." We also speak of a "virtual short circuit. That exists between the two input terminals. Here the word various should be emphasized, and one should not make the mistake of physically shorting terminals f and 2 together while analyzing a circuit. A virtual short circuit means that whatever voltage is at 2 will automatically oppear at 1 because of the infinite gain f. But terminal 2 happens to be connected to ground, thus v = 0 and $v_i = 0$. We speak of terminal f as being a virtual ground that is, having zero voltage but not physically connected to ground.

Now that we have determined i we are in a position to apply Ohm's law and find the current i_1 through R_i (see Fig. 2.6) as follows:


$$r = \frac{e - e}{R} - \frac{e}{R} - \frac{e_r}{R}$$

Where will this current go? It cannot go into the optamp, since the ideal optamp has an infinite input impedance and hence draws zero current. It follows that r_i will have to flow through $\mathcal R$ to the low impedance terminal 3. We can then apply Ohm's Liw to $\mathcal R$ and determine π_i , that π_i

$$v_O = v_1 + l_1 R_2$$
$$= 0 - \frac{v}{R_1} R$$

Thus,

$$\frac{v_0}{v} = -\frac{R_2}{R}$$



 $\frac{1}{2} e_1 = 0 \quad \text{(Virtual ground)}$ $\frac{1}{2} e_2 = -\frac{R_2}{R} e_3$ (b)

Figure 2.6. That's softile overfire configuration. The circled symbols advante the order of the analysis steps.

which is the required closed-loop gain. If gere 2.5(b) Illustrates these steps and indicates by the circled numbers the order in which the analysis is performed.

We thus see that the closed loop gain is simply the ratio of the two resistances R and R. The minus sign means that the closed-adop amplifier provides signal inversion. Thus if $R_1 / R_3 = \pm 0$ and we apply at the input (α) a sine-wave signal of 1/V peak-to-peak, then the output α , will be a sine-wave of 10/V peak-to-peak and phase shifted -80, with respect to the input sine wive. Because of the minus sign associated with the closed loop gain, this corfiguration is called the inverting configuration.

The fact hat the closed loop gan depends entirely or external passive components tresistors R and R) is very significant. It means that we can make the closed loop gate as accurate as we want by selecting passive components of appropriate accuracy. It also means that the closed loop gate is (ideally) neependent of the optamp gam. This is a cramatic illustration of negative feedback. We started out with an amplifier having very large gam. It is not through applying negative feedback we have obtained a closed loop gam R. R that a much smaller than if but is stable and predictable. That is, we are trading gam for accuracy.

2.2.2 Effect of Finite Open-Loop Gain

The points has made are more clearly illustrated by deriving an expression for the closed-loop gain under the assumption that the optimp open-loop gain. It is firsted by the 2.7 shows the analysis. If we denote the output voltage α , then the voltage between the two input terminals of the optimp will be $\alpha = T$. Since the positive input terminal is grounded, the voltage at the negative input terminal most be $\alpha = T$. The current α through R can now be found from

$$r = \frac{v_l \cdot (-v_O/A)}{R_1} = \frac{v_l + v_O/A}{R_1}$$




Figure 2.7 Analysis of the inverting configuration taking into account the finite open-loop gain of the op amp.

The infinite input impedance of the optamp terces the current i_i to flow entirely though R_2 . The output voltage v_i , can thus be determined from

$$v_O = -\frac{v_O}{A} - i_1 R_2$$
$$-\frac{v_O}{A} - \left(\frac{v_I + v_O/A}{R_1}\right) R$$

Collecting terms, the closed-loop gain G is found as

$$G = \frac{v_O}{v_I} = \frac{-R_2/R}{1 + (1 + R_2/R_1)/A}$$
 (2.5)

We note that as A approaches +, G approaches the ideal value of A. A. Also, from A ig A and we see that as A approaches + the voltage at the inverting input term hal approaches zero. This is the virtual ground assumption we used in our earlier analysis when the optamp was

assumed to be ideal. Finally, note that Eq. (2.5) in fact indicates that to minimize the dependence of the closed-loop gain f, we should make

$$1 + \frac{R_2}{R_1} \leqslant A$$

Buimphi 3/1

Consider the inverting configuration with $R=1~\mathrm{k}\Omega$ and $R=100~\mathrm{k}\Omega$

- (a) Find the closed-loop gain for the cases 4 10, 10^{6} and 10^{8} . In each case determine the percentage error in the magnitude of G relative to the ideal value of R_{2}/R_{3} (obtained with 4∞). Also determine the voltage v_{1} that appears at the inverting input terminal when $v_{2} = 0.1$ V.
- (b) If the open-loop gain 4 changes from 100 000 to \$0,000 (i.e., drops by 50%), what is the corresponding percentage change in the magnitude of the closed-loop gain G?

Solution

(a) Substituting the given values in Eq. (2.5), we obtain the values given in the following table, where the percentage error ε is defined as

$$\varepsilon = \frac{|G| - (R_2/R_1)}{(R_2/R_1)} \times 100$$

The values of v_i are obtained from $v_1 = -v_0/A = Gv_f/A$ with $v_f = 0.1$ V.

A	[G]	E	\$14	
103	90 83	-9.17%	-9.08 mV	
104	99.00	-1.00%	-0.99 mV	
105	99 90	-0.10%	-0.10 mV	

(b) Using Eq. (2.5), we find that for 4 = 50,000, |G| = 99.8. Thus a -50° a change in the open- oop gain results in a change of only -0.1% in the closed-loop gain!

2.2.3 Input and Output Resistances

Assuming an ideal op amp with infinite open-loop gain, the input resistance of the closed-loop inverting amplifier of Fig. 2.5 is simply equal to R_1 . This can be seen from Fig. 2.6(b), where

$$R_i = \frac{v_i}{i_1} = \frac{v_i}{v_i/R_1} = R_1$$

Now recall that in Section 1.5 we learned that the amplifier input resistance forms a vortage divider with the resistance of the source that leeds the amplifier. Thus, to avoid the loss of signal strength, voltage amplifiers are required to have high input resistance. In the case of the inverting op-amp configuration we are studying, to make R high we should select a high value for R_1 . However, if the required $\operatorname{Zam}(R_1, R_2)$ is also high, then R could become impractically large (e.g. greater than a few megohins). We may conclude that the inverting configuration suffers from a low input resistance. A solution to this problem is discussed in Example 2.2 below

Since the output of the inverting configuration is taken at the terminals of the ideal voltage source $f(x = v_i)$ (see Fig. 2.6a), it follows that the output resistance of the closed loop amplifier is zero.

Ministrapile (1/4)

Assuming the opan poo be ideal, derive an expression for the closec-loop gain τ_i , τ_j of the circuit shown in Fig. 2.8. Use this circuit to design an inverting amplifier with a gain of 100 and in input resistance of 1 M Ω . Assume that for practical reasons it is required not to use resistors greater than 1 M Ω . Compare your design with that based on the inverting configuration of Fig. 2.8.




Figure 2.8. Circuit for Example 2.2. The circ of numbers indicate the sequence of the steps in the analysis

Solution

The analysis begins at the inverting input terminal of the op amp, where the voltage is

$$i = \frac{i}{A} + \frac{i_{ij}}{\infty} = 0$$

Here we have assumed that the circuit is "working" and producing a finite output voltage. Knowing v_l , we can determine the current i_l as follows.

$$i = \frac{v_i - i}{R} = \frac{i - 0}{R} = \frac{v}{R}$$

Since zero current flows into the inverting input terminal, all of τ will flow through R, and thus

Now we can determine the voltage at node x:

$$v_{n} = v_{1} - i_{2}R_{2} = 0 - \frac{v_{1}}{R}R_{2} = -\frac{R_{2}}{R_{1}}v_{1}$$

Example 2.2 continued

This in turn enables us to find the current 13:

$$v_1 - \frac{0 - v_2}{R_1} = \frac{R_2}{R_1 R_1} v_1$$

Next, a node equation at x yields ia:

$$r_4 = r_2 + r_1 = \frac{n_t}{R_1} + \frac{R_2}{R_1 R_3} n_t$$

Finally, we can determine v_0 from

$$v_0 = v_1 - i_4 R_4$$

$$= -\frac{R_2}{R} v_I - \left(\frac{v_I}{R_1} + \frac{R_2}{R_1 R_1} v_I \right) R_4$$

Thus the voltage gain is given by

$$\frac{v_0}{v_t} - \left[\frac{R_2}{R_1} + \frac{R_4}{R_1} \left(1 + \frac{R_2}{R_3} \right) \right]$$

which can be written in the form

$$\frac{v_0}{v_1} = -\frac{\frac{8}{2}}{R_1} \left(1 + \frac{R_4}{R_2} + \frac{R_4}{R_3} \right)$$

Now, since an input resistance of 1 M Ω is required, we select $R_1=1$ M Ω . Then, with the limitation of using resistors no greater than 1 M Ω , the maximum value possible for the first factor in the gain expression is 1 and is obtained by selecting $R_1=1$ M Ω . To obtain a gain of 100, R_1 and R_2 must be selected so that the second factor in the gain expression is 100. If we select the maximum allowed (in this example) value of 1 M Ω for R_1 , then the required value of R_2 can be calculated to be 10.2 k Ω . Thus this circuit utilizes three 1-M Ω resistors and a 10.2-k Ω resistor. In comparison, if the inverting configuration were used with $R_1=1$ M Ω we would have required a feedback resistor of 100 M Ω , an impractically large value!

Before leaving this example it is insigniful to inquire into the mechanism by which the circuit is able to realize a large voltage gain without using large resistances in the feedback path. Toward that end, observe that because of the virtual ground at the inverting input terminal of the op amp. R_i and R_i in methet in parallel. Thus, by making R_i lower than R_i by, say, a factor k (i.e., where $k \ge 1$), R_i is forced to carry a current k times that in R_i . Thus, while $i_i = i_1$, $i_3 = ki_4$ and $i_4 = (k+1)i_4$. It is the current multiplication by a factor of (k+1) that enables a large voltage drop to develop across R_i and hence a large v_i without using a large value for R_i . Notice also that the current through R_i is independent of the value of R_i . It follows that the circuit can be used as a current amplifier as shown in Fig. 2.9.




Figure 2.9 A current amplifier based on the circuit of Fig. 2.8. The amplifier delivers its output current to R_4 . It has a current gain of $(1 + R_1/R_1)$, a zero input resistance, and an infinite output resistance. The load (R_4) , however, must be floating (i.e., neither of its two terminals can be connected to ground).

- D2.4. Use the circuit of Eg. 2.5 to deal man inverting amplified having a gain of 10 and an input resist. ance of 100 k Ω . Give the values of R, and R_{\odot} Ans. $R_i = 100 \text{ k}\Omega$, $R_i = 1 \text{ M}\Omega$
 - 2.5 The circuit shown in Fig. E2.5(a) can be its id to implement a transfess dance amplifier (see Table 1.1 in Section 1.5). Find the value of the input resistance R , the transfessistance R , and the output resistance has of the transfesistance amplifier. If the signal source shown in Fig. E2 5(b) is connected to the input of the transresistance amplifier, find its output voltage.

Ans.
$$R_i = 0$$
, $R_m = -10$ kΩ; $R_O = 0$; $v_O = -5$ V





Figure E2.5

For the circuit in fig. 1.2.6 determine the values of a property and r. Also determine the veltage gain v_O/v_I , current gain i_I/i_I , and power gain P_O/P_I . Ans. 0 V 1 m V, 1 m V, 10 V 10 m V 11 m V 10 V V 20 dB) 10 V V (20 dB) 0 C W W (20 dB)



2.2.4 An Important Application—The Weighted Summer

A very important application of the invertiag configuration is the weighted summer circuit shown in Fig. 2.10. Here we have a resistance R in the negative teedback path (as before), but we have a number of input signals $a_i(x) = a_i(x)$ again, applied to a corresponding resistor $R \perp R$ R_{\perp} which are connected to the rive ting terminal of the opamp. From our previous discussion, the ideal op in p will have a virtial ground appearing

at its negative aiput terminal. Ohm's law then tells us that the currents i_1, i_2, \ldots, i_n are given by

$$i_1 = \frac{v_1}{R_1}, \qquad i_2 = \frac{v_2}{R_2}, \qquad \dots, \qquad i_n = \frac{v_n}{R_n}$$




Figure 2.10 A weighted summer.

All these currents sum together to produce the current i; that is,

$$i = i_1 + i_2 + \dots + i_n \tag{2.6}$$

will be forced to flow through R (since no current flows into the input terminals of an iceal opamp). The output voltage τ may now be determined by another application of Ohm's law,

$$v_O = 0 - iR_t = -iR_t$$

Thus,

0

$$v_O = -\left(\frac{R_f}{R_1}v_1 + \frac{R_f}{R_2}v_2 + \dots + \frac{R_f}{R_n}v_n\right)$$
 (2.7)

That is, the output voltage is a we ghted sum of the input signals v_1, v_2, \dots, v_n . This circuit is therefore called a weighted summer. Note that each summing coefficient may be independently adjusted by adjusting the corresponding "feed-in" resistor (R/to/R). This nice property, which greatly simplifies circuit adjustment, is a direct consequence of the circuit ground that exists at the inverting op-amp terminal. As the reader will soon come to appreciate, virtual grounds are extremely "handy" In the weighted summer of Fig. 2.10 all the samming coefficients must be of the same sign. The need occasionally arises for summing signals with opposite signs. Such a function can be implemented, however, using two op amps as shown in Fig. 2.11. Assuming ideal op amps, it can be easily shown that the output voltage is given by

$$\tau_{ij} = v_1 \frac{R_s}{R} + \frac{R_s}{R_s} + i \cdot \frac{R_s}{R_s} \left| \left(\frac{R}{R} \right) - v_1 \frac{R}{R_s} \right| = v_1 \frac{R}{R_s}$$
 (2.8)




Figure 2.11 A weighted summer capable of implementing summing coefficients of both signs

- D2.7 Design an inverting op-amp circuit to form the weighted sum v_i, of two inputs v and v_i It is required that $\tau = -(v + 5v_s)$. Choose values for R. R., and R. so that for a maximum output voltage of 10 V the current in the feedback resistor will not exceed 1 mA. Ans. A possible choice: $R_1 = 10 \text{ k}\Omega$, $R_2 = 2 \text{ k}\Omega$, and $R_\ell = 10 \text{ k}\Omega$
- D2.8. Use the idea presented in Fig. 2.11 to design a weighted summer that provides

$$v_0 = 2v_1 + v_2 - 4v_3$$

Ans. A possible choice $R_1 = 5 \text{ k}\Omega$, $R_2 = 10 \text{ k}\Omega$, $R_3 = 10 \text{ k}\Omega$, $R_4 = 10 \text{ k}\Omega$, $R_4 = 2.5 \text{ k}\Omega$, $R_c = 10 \text{ k}\Omega$.

2.3 The Noninverting Configuration

The second closed-loop configuration we shall study is shown in Fig. 2.12. Here the input signal v_i is applied directly to the positive input terminal of the op amp while one terminal of R_1 is connected to ground.

2.3.1 The Closed-Loop Gain

Analysis of the noninverting circuit to determine its closed-loop gain (v_i, v_i) is. Hustrated in Fig. 2.13. Again the order of the steps in the analysis is indicated by circled numbers Assuming that the op amp is deal with infinite gain, a virtual short circuit exists between its two input terminals. Hence the difference input signal is

$$v_{ld} = \frac{v_0}{A} = 0$$
 for $4 = \infty$

Thus the voltage at the inverting input terminal will be equal to that at the noninverting input terminal, which is the applied voltage v_i . The current through R_i can then be determined as v_i/R_1 . Because of the infinite input impedance of the op amp, this current will flow through $R_{\rm s}$ as shown in Fig. 2.13. Now the output voltage can be determined from

$$v_O = v_l + \left(\frac{v_l}{R_1}\right) R_2$$




Figure 2.12 The noninverting configuration.




Figure 2.13. Analysis of the noninverting arcuit. The sequence of the steps in the malysis is indicated by the circled numbers.

which yields

0

$$\frac{v_0}{v_t} = 1 + \frac{R_2}{R_1} \tag{2.9}$$

Further insight into the operat or of the noninverting configuration can be obtained by considering the following. Since the current into the op-amp inverting input is zero, the circuit composed of R and R acis in effect as a veltage divider feeding a fraction of the output veltage back to the inverting input terminal of the op amp, that is,

$$v_1 = v_O \left(\frac{R_1}{R_1 + R_2} \right) \tag{2.10}$$

Then the infinite opeamp gain and the resulting virtual short circuit between the two input term hals of the opamp forces this voltage to be equal to that applied at the positive input terminal, thus,

$$v_0\left(\frac{R_1}{R_1+R_2}\right)=v$$

which yields the gain expression given in Eq. (2.9).

This is an appropriate point to reflect further on the action of the negative feedback present in the noninversing circuit of Fig. 2.12. Let τ increase. Such a change in τ , will cause v_i . In increase, and v_i will correspondingly increase as a result of the high (ideally infinite) gain of the optimip. However, a fraction of the increase in τ_i will be fed back to the inverting input terminal of the optimity and through the (R_1,R_2) voltage divider. The result of this feedback will be to counter act the increase in τ_i driving v_i back to zero, albeit at a higher value of v_i , that corresponds to the increased value of v_i . This degenerative action of negative feedback gives in the alternative name degenerative feedback. Finally, note that the argument above applies equally we lift v_i decreases. A formal and detailed study of feedback is presented in Chapter 10.

2.3.2 Effect of Finite Open-Loop Gain

As we have done for the inverting configuration, we now consider the effect of the finite op amp open-loop gain if on the gain of the noninverting configuration. Assuming the op amp to be ideal except for having a finite open-loop gain. I, it can be shown that the closed-loop gain of the noninverting amplifier circuit of Fig. 2.12 is given by

$$G \equiv \frac{v_0}{v_1} = \frac{1 + (R_2/R_1)}{1 + \frac{1 + (R_2/R_1)}{A}}$$
 (2.11)

Observe that the denominator is identical to that for the case of the inverting configuration (Eq. 2.5). This is no coincidence, it is a result of the fact that both the inverting and the non-inverting configurations have the same feedback loop, which can be read y seen if the input signal source is eliminated (i.e., short-circuited). The numerators, however, are different, for the numerator gives the ideal or nominal closed-loop gain (R_2/R_1) for the inverting configuration, and $1 + R_3/R_1$ for the noninverting configuration). Finally, we note twith reassurance) that the gain expression in Eq. (2.11) reduces to the ideal value for $1 - \infty$. In fact, is approximates the ideal value for

$$A \gg 1 + \frac{R_{\perp}}{R_{\perp}}$$

This is the same condition as in the inveiting configuration, except that here the quantity of the right-hand's do is the nominal closed-kop gain. The expressions for the actual and ideal values of the closed-loop gain to in Eqs. (2.11) and (2.9), respectively, can be used to determine the percentage error in Gresulting from the finite optamp gain. Las

Percent gain error =
$$-\frac{1 + (R_2/R_1)}{4 + 1 + (R_2/R_1)} \times 100$$
 (2.12)

Thus, as an example, if an op amp with an open-loop gain of 1000 is used to design a noninverting amplifier with a nominal closed loop gain of 10, we would expect the closed loop gain to be about 1% below the nominal value.

2.3.3 Input and Output Resistance

The gain of the noninverting configuration is positive—hence the name *noninverting*. The input ampedance of this closed-loop amplifier is ideally infinite since no current flows into the positive input terminal of the optimp. The output of the noninverting amplifier is taken at the terminals of the ideal voltage scurce $A(v_0 + v_1)$ (see the optimp equivalent circuit in Fig. 2.3), thus the output resistance of the noninverting configuration is zero.

2.3.4 The Voltage Follower

The property of high input impedance is a very desirable feature of the noninverting configuration. It enables using this circuit as a buffer amplifier to connect a source with a high impedance to a low impedance load. We have discussed the need for buffer amplifiers in Section 1.5. In many applications the buffer amplifier is not required to provide any voltage gain, tather it is used mainly as an impedance transformer or a power amplifier. In such cases we may make R=0 and $R=\infty$ to obtain the unity-gain amplifier shown in 1.g. 2.14(a). This circuit is commonly referred to as a voltage follower since the output "follows" the input. In the ideal case, $v_i + v_j$, $R_{in} = v_j$, $R_{out} = 0$, and the follower has the equivalent circuit shown in Fig. 2.14(b).





Figure 2.14 (a) The unity gain buffer or follower amplifier (h) Its equivalent circuit model

Since in the voltage-to lower circuit the entire output is fed back to the inverting input the circuit is said to have 100^{6} negative feedback. The infinite gain of the 3p amp then acts to make $x_{ij} = 0$ and hence $x_{ij} = v$. Observe that the circuit is elegant in its simplicity!

Since the noninverting configuration has a gain greater than or equal to unity, depending on the choice of R_2/R , some prefer to call it "a follower with gain."

2.9. Use the superposition principle to find the output voltage of the circuit shown in Fig. F2.9. Ans. $v_0 = 6v_1 + 4v_2$



- 2.10 If in the circuit of Fig. E2.9 the 1-k Ω resistor is disconnected from ground and connected to a third signal source v_3 , use superposition to determine v_0 in terms of v_1 , v_2 , and v_3 .

 Ans. $v_0 = 6v_1 + 4v_2 9v_3$
- Design a noninverting amplifier with a gain of 2. At the maximum output voltage of 10 V the current in the voltage divider is to be $10 \mu A$.

 Ans. $R_1 = R_2 = 0.5 M\Omega$
- 2.12 (a) Show that if the op amp in the circuit of Fig. 2.12 has a finite open-loop gain A, then the closed-loop gain is given by Eq. (2.11). (b) For $R_1 = 1 \text{ k}\Omega$ and $R_2 = 9 \text{ k}\Omega$ find the percentage deviation ε of the closed-loop gain from the ideal value of $(1 + R_2/R_1)$ for the cases $A = 10^3$, 10^4 , and 10^5 . Ans $\varepsilon = 1.76$, 0.10^6 , 0.010^6 , 0.0

2.13 For the circuit in Fig. E2.13 find the values of $i_1, i_1, i_2, i_3, v_4, i_6$ and i_6 . Also find the voltage gain v_O/v_I , the current gain i_L/i_I , and the power gain P_L/P_I . Ans. 0; 1 V; 1 mA, 1 mA; 10 V: 10 mA; 11 mA; 10 V/V (20 dB); 00; 00




Figure E2.13

2.14 It is required to connect a transducer having an open circuit voltage of TV and a source resistance of 1 MQ to a lead of 1 kQ resistance. Find the load voltage if the connection is done (a) directly and (b) through a unity-gain voltage follower. Ans. (a) 1 mV; (b) 1 V

2.4 Difference Amplifiers

Having studied the two basic configurations of op amp circuits together with some of their direct applications, we are now ready to consider a somewhat more involved but very important application. Specifically, we shall study the use of oplamps to design difference or differential amplifiers. A difference amplifier is one that responds to the difference between the two signals applied at its input and ideally rejects signals that are common to the two inputs. The representation of signals in terms of their differential and common-mode comporents was given in Fig. 2.4. It is repeated here in Fig. 2. 5 with slightly different symbols to serve as the input signals for the difference amplifiers we are about to design. Although ideally the difference amphifier will amplify only the differential input signal v_{\parallel} and reject completely the common-mode input signal $v_{i,m}$ practical circuits will have an output voltage v_o given by

$$v_O = A_a v_{ld} + A_{cm} v_{lcm} \tag{2.13}$$

where 4, denotes the amportier differential gain and 4, denotes its common-mode gain (ideally zero). The efficacy of a differential amplifier is measured by the degree of its rejection of common-mode signals in preference to differential signals. This is usually quantified by a measure known as the common-mode rejection ratio (CMRR), defined as

CMRR =
$$20 \log \frac{|4|}{|4|}$$
 (2.14)

The terms authororice and Interential are usually used to describe somewhat different amplifier types For our purp ises at this point, the distinction is not sufficiently significant. We will be more precise near the end of this section.




Figure 2.15 Representing the input signals to a differential amplifier in terms of their differential and common-mode components

The need for difference amplifiers arises frequently in the design of electronic systems, especially those employed in instrumentation. As a common example, consider a transducer providing a small (e.g., 1 mV) signal between its two cutput terminals while each of the two wires leading from the transducer terminals to the measuring instrument may have a large interference signal (e.g., 1 V) relative to the circuit ground. The instrument front end obviously needs a difference amplifier.

Before we proceed any further we should address a question that the reader might have. The op amp is itself a difference amplifier, why not just use an op amp? The inswer is that the very high (ideally infinite) gain of the op amp makes it impossible to use by itself. Rather, as we did before, we have to devise an appropriate feedback network to connect to the op amp to create a circuit whose closed-loop gain is finite, predictable, and stable.

2.4 1 A Single-Op-Amp Difference Amplifier

Our first attempt at designing a difference amplifie is notivated by the observation that the gain of the commverting amplifier configuration is positive, (1+R-R), while that of the inverting configuration is negative, (R,R). Combining the two configurations together is then a step in the right direction—namely, getting the difference between two input signals. Of course, we have to make the two gain magnitudes equal in order to reject common-mode signals. This, however, can be easily achieved by attenuating the positive input signal to reduce the gain of the positive path from (1+R,R) to (R,R). The resulting circuit was difference by the voltage divider (R,R). The proper ratio of this voltage divider can be determined from

$$\frac{R_4}{R_1+R_1}(-+\frac{R}{R_1})=\frac{R}{R}$$

which can be put in the form.

$$\frac{R_4}{R_4 + R_5} = \frac{R_2}{R_1 + R_2}$$

This condition is satisfied by selecting

$$\frac{R_1}{R_2} = \frac{R_2}{R_1} \tag{2.15}$$




Figure 2.16 A difference amplifier.

This completes our work. However, we have perhaps proceeded a little too tast! Let's step back and verify that the circuit in Fig. 2.16 with R_i and R_i selected according to Eq. (2.15) does in fact function as a difference amplifier. Specifically, we wish to determine the output voltage x_i , in terms of x_i and x_i . Loward that end we observe that the circuit is linear, and thus we can use superposition.

Fo apply superposition, we first reduce v to zero—that is, ground the terminal to which v_t is applied—and then find the corresponding output voltage, which will be due entirely to v_t . We denote this output voltage v_{tt} lts value may be found from the circuit in Fig. 2.17(a), which we recogn ze as that of the inverting configuration. The existence of R and R_t does not affect the gain expression, since no current flows through either of them. Thus,

$$v_{O1} = -\frac{R_2}{R_1}v_{/1}$$

Next, we reduce v_1 to zero and evaluate the corresponding output voltage v_0 . The circuit will now take the form shown in Fig. 2.17(b), which we recognize as the noninverting configuration with an additional voltage divider, in ide i.p. of R, and R_1 connected to the input v_0 . The output voltage v_{02} is therefore given by

$$v_{O2} = v_{I2} \frac{R_4}{R_3 + R_4} \left(1 + \frac{R_2}{R} \right) = \frac{R_2}{R_1} v_{I2}$$

where we have utilized Eq. (2.15).

The superposition principle tells us that the output voltage $\frac{1}{2}$ is equal to the sum of $\frac{1}{2}$ and $\frac{1}{2}$ and $\frac{1}{2}$. Thus we have

$$v_O = \frac{R_2}{R_1}(v_{l2} - v_{l1}) = \frac{R_2}{R_1}v_{ld}$$
 (2.16)

Thus, as expected, the circuit acts as a difference amplifier with a differential gain. I, of

$$A_d = \frac{R_2}{R_1} \tag{2.17}$$

Of course this is predicated on the optimp being ideal and furthermore on the selection of R and R_i so that their ratio matches that of R_i and R_i (Eq. 2.15). To make this matching requirement a little easier to satisfy, we usually select




Figure 2.17. Application of superposition to the analysis of the circuit of Fig. 2.16.

$$R_3 = R_1$$
 and $R_4 = R_2$

Let's next consider the circuit with only a common-mode signal applied at the input, as shown in Fig. 2.18. The figure also shows some of the analysis steps. Thus,

$$\frac{1}{R_{1}} \left[c_{icm} \cdot \frac{R_{3}}{R_{4} + R_{3}} c_{icm} \right] \\
= c_{icm} \frac{R_{3}}{R_{4} + R_{2}} \frac{1}{R_{4}} \tag{2.18}$$

The output voltage can now be found from

$$v_O = \frac{R_4}{R_4 + R_3} v_{fem} - i_2 R_2$$

Substituting $i_2 = i_1$ and for i_1 from Eq. (2.18),

$$v_{O} = \frac{R_{4}}{R_{4} + R_{3}} v_{lcm} - \frac{R_{2}}{R_{1}} \frac{R_{3}}{R_{4} + R_{3}} v_{lcm}$$
$$= \frac{R_{4}}{R_{4} + R_{3}} \left(1 - \frac{R_{2}}{R_{1}} \frac{R_{3}}{R_{4}}\right) v_{lcm}$$

Thus,

$$A_{cm} = \frac{v_O}{v_{lcm}} = \left(\frac{R_4}{R_4 + R_3}\right) \left(1 - \frac{R_2}{R_1} \frac{R_3}{R_4}\right) \tag{2.19}$$

For the design with the resistor ratios selected according to Eq. (2.15), we obtain

$$A_{cm}=0$$

as expected. Note, however, that any mismatch in the resistance ratios can make 4% nonzero, and hence CMRR finite.

In addition to rejecting common-mode signals, a difference amplifier is usually required to have a high input resistance. To find the input resistance between the two input terminals




Figure 2.18. Analysis of the difference amplifier to determine its common-mode gain $A_{ij} = v_{ej}/|v_{ij}|$

the , the resistance seen by v_0), called the differential input resistance R_0 , consider Fig. 2.19 Here we have assumed that the resistors are selected so that

$$R_1 = R_1$$
 and $R_4 = R$

Now

$$R_{\perp} = \frac{1}{1}$$

Since the two input ferminals of the op amp track each other in potential, we may write a loop equation and obtain

$$v_{II} = R \tau_I * 0 * R \tau$$

Thus.

$$R_{id} = 2R_1 \tag{2.20}$$

Note that if the amplifier is required to have a large differential gain (R_2, R_1) , then R_1 of necessity will be relatively small and the input resistance will be correspondingly low, a drawback of this circuit. Another drawback of the circuit is that it is not easy to vary the differential gair of the implifier. Both of these drawbacks are overcome in the instrumentation amplifier discussed next.




Figure 2.19 Finding the input resistance of the difference amplifier for the case $R_i = R_i$ and $R_4 = R_i$

- 2.15 Consider the difference amplifier circuit of Fig. 2.16 for the case $R = R + 2 \text{ k}\Omega$ and $R = R_3$ 200 x22 (a) Find the value of the differential gain 4. (b) Find the value of the differential input resistance R and the output resistance R (c) If the resistors have 10 a tolerance the ceach can be with not look its normal value), use Eq. (2.19) to find the worst-case common mode girn. I and hence the corresponding value of CMRR.
 - Ans. (a) 100 V/V (40 dB); (b) 4 k Ω , 0 Ω ; (c) 0.04 V/V, 68 dB
- D2.16. Find values for the resistances in the circuit of Fig. 2.16 so that the circuit behaves as a difference amplifier with an input resistance of 20 k Ω and a gain of 10.

Ans. $R_1 = R_1 = 10 \text{ k}\Omega$; $R_2 = R_4 = 100 \text{ k}\Omega$

2 4 2 A Superior Circuit—The Instrumentation Amplifier

The low-input resistance problem of the difference amplifier of Fig. 2. In can be solved by using voltage followers to buffer the two input terminals: that is, a voltage follower of the type in Fig. 2.14. is connected be ween each input terminal and the corresponding input ferminal of the difference amplifier (foweve) if we are zoing to use two additional opamps, we should ask the gaestion. Can we get more from them that just impedance buffering! An obvious a iswer would be that we should try to get so he welfage gain. It is especially interesting that we can achieve this without comproprising the high input resis ance simply by using followers with gain rather than unity spain followers. Achieving some or indeed the bulk of the required gain in this new first stage of the




Figure 2.20 A popular circuit for an instrumentation amplifier (a) In tial approach to the circuit (b) He circuit in (a) with the connection between $0.50 \times \text{inst}$ around a crioved and the two resistors R_1 and R_2 lumped together. This simple wiring chang, dramatically improves performance, (c) Analysis of the circuit in




Figure 2.20 (Continued)

differential amplifier eases the burden on the difference amplifier in the second stage, leaving it to its main task of implementing the differencing function and thus rejecting common mode signals.

The resulting circuit is shown in Fig. 2.20 a). It consists of two stages in cascade. The first stage is formed by oplamps A and A and their associated resistors, and the second stage is the by-now-familiar difference amplifier formed by oplamp A and its four associated resistors. Observe that as we set out to do, each of A and A is connected in the noninverting configuration and thus realizes a gain of A and A is A but follows that each of A and A is amplified by his factor, and the resulting amplified signals appear at the outputs of A and A, respectively.

The difference amplities in the second stage operates on the difference signal $(1+R_2/R_1)(v_{l2}-v_{l1})=(1+R_2/R_1)v_{ld}$ and provides at its output

$$v_O = \frac{R_4}{R_1} \left(1 + \frac{R_2}{R_1} \right) v_{ld}$$

Thus the differential gain realized is

$$A_d = \left(\frac{R_4}{R_3}\right) \left(1 + \frac{R_2}{R_1}\right) \tag{2.21}$$

The common-mode gain will be zero because of the differencing action of the second-stage

The circuit in Fig. 2.20(a. has the advantage of very high adealty infinite) input resistance and high differential gain. Also, provided 4, and 4, and their corresponding resistors are matched, the two signal paths are symmetric—a definite advantage in the design of a differential amplifier. The circuit, however, has three major disadvantages.

- The input common mode signal it is amplified in the first stage by a gain equal to that experienced by the differential signal it. This is a very serious issue, for it could result in the signals at the outputs of if and if being of such large magnitudes that the op-amps saturate imore on op-amp saturation in Section 2.8). But even if the op-amps do not saturate, the difference amplifier of the second stage will now have to deal with much larger common-mode signals, with the result that the CMRR of the overall amplifier will inevitably be reduced.
- 2 The two amplifier channels in the first stage have to be perfectly matched, otherwise a spurious signal may appear between their two outputs. Such a signal would get amplified by the difference amplifier in the second stage.
- 3. In vary the differential gam A_0 , two resistors have to be varied simultaneously, say the two resistors labeled R_0 . At each gain setting the two resistors have to be perfectly matched: a difficult task.

All three problems can be solved with a very simple wiring change. Simply disconnect the node between the two resistors, abeled R_i node X, from ground. The circuit with this small but functionally protound change is redrawn in Fig. 2.20(b), where we have lumped the two resistors (R_i and R_i) together into a single resistor ($2R_i$).

Analysis of the circuit in Fig. 2.20(b), assuming ideal op amps, is straightforward, as is illustrated in Fig. 2.20(c). The key point is that the virtual short circuits at the inputs of op amps. I and I cause the input so tages i, and i to appear at the two terminals of resistor (2R). Thus the differential input veltage $(i, i, i)_i = v_i$ appears across $2R_i$ and causes a current $I = v_i = 2R_i$ to flow through $2R_i$ and the two resistors I, belied R_i . This current in turn produces a voltage difference between the output terminals of I and I given by

$$v_{O2} - v_{O1} = \left(1 + \frac{2R_2}{2R_1}\right) v_{td}$$

The difference amplifier formed by oplamp A and its associated resistors senses the voltage difference (r_0, r_0, c_0) and provides a proportional output voltage v

$$v_O = \frac{R_4}{R_3} (v_{O2} - v_{O1})$$
$$= \frac{R_4}{R_3} \left(1 + \frac{R_2}{R_1} \right) v_{ld}$$

Thus the overall differential voltage-gain is given by

0

$$A_{d} = \frac{v_{O}}{v_{Id}} = \frac{R_{4}}{R_{1}} \left(1 + \frac{R_{2}}{R_{1}} \right)$$
 (2.22)

Observe that proper differential operation does not depend on the matching of the two resistors labeled R. Indeed, if one of the two is of different value, say R', the expression for A_a becomes

$$A_{x} = \frac{R_{x'}}{R_{x}} 1 + \frac{R_{x} + R'_{x}}{2R_{x}}$$
 (2.23)

Consider next what happens when the two input ferminals are connected together to a common-mode input voltage $v_{t,j}$. It is easy to see that an equal voltage appears at the negative input ferminals of A and A causing the current through $2R_j$ to be zero. Thus there will be no current flowing in the K resistors, and the voltages at the output ferminals of A and A, will be equal to the ir put $(v_t - v_{t,m})$. Thus the first stage no longer implifies $v_{t,m}$ it simply propagates $v_{t,m}$ to its two output ferminals, where they are subtracted to produce a zero common mode pulput by A. The difference amplifier in the second stage, however, now has a much improved situation at its input. The difference signal has been amplified by A and A while the common-mode voltage remained unchanged

Finally, we observe from the expression in Eq. (2.22) that the gain can be varied by enanging only one resistor, 2R. We conclude that this is an excellent differential amphifier eircant and is widely employed as an instrumentation amphifier, that is, as the input amphifier used in a variety of electronic instruments.

Example 2.3

Design the instrumentation amplifier circuit in Fig. 2.20(b) to provide a gain that can be varied over the range of 2 to 1000 utilizing a 100-kΩ variable resistance (a potentiometer, or "pot" for short).

Solution

It is usually preferable to obtain all the required gain in the first stage, leaving the second stage to perform the task of taking the difference between the outputs of the first stage and thereby rejecting the common-mode signal. In other words, the second stage is usually designed for a gain of 1. Adopting this approach, we select all the second-stage resistors to be equal to a practically convenient value, say $10~\rm k\Omega$. The problem then reduces to designing the first stage to realize a gain adjustable over the range of 2 to 1000. Implementing 2R as the series combination of a fixed resistor R, and the variable less stor R, obtained using the 100 k Ω pot (Fig. 2.21), we can write

$$1 + \frac{2R_2}{R_{1f} + R_{1v}} = 2 \text{ to } 1000$$

Thus,

$$1 + \frac{2R_2}{R_M} = 1000$$

and

$$1 + \frac{2R_2}{R_W + 100 \text{ k}\Omega} = 2$$

These two equations yield $R=100.2~\Omega$ and $R_{\odot}=50.050~\mathrm{k}\Omega$. Other practical values may be selected, for instance, $R_{\rm p}=100~\Omega$ and $R=49.9~\mathrm{k}\Omega$ (both values are available as standard $1^{\rm o}$ relations metal film resistors, see Append x. H) results in a gain covering approximately the required range.




Figure 2.23 To make the gain of the circuit in Fig. 2.76(b) variable, 2R is implemented as the series computation of a fixed resistor $R_{\rm p}$ and a variable resistor $R_{\rm p}$. Resistor $R_{\rm p}$ ensures that the maximum available gain is limited.

BYEN IN

2.17 conject he instrument. The property of 2.20(b) with a common-mode input voltage of +5 V (de) and a differential input signal of 10-mV-peak sine wave. Let $2\times 10^{-10} \text{ k}\Omega^2$ % $\times 10^{-10} \text$

2.5 Integrators and Differentiators

The injump constrainment of the venal extractions far it ided tests into in the injump teedback harmand in struction, the series as itself the credit that is in the leds in path. A larger test appears in his hear itself in the error of the credit that is in the leds in path. A larger test appears in his hear itself in the test hack and feed in paths of injump consider the series are the resistance of itself and exciting appoint insist in an information of the path in the path is a permitted to the path in the path in

25 * The hiering Configuration with General Impedances

negative the consistence of the construction of the median construction of the median construction of the construction of the

$$\frac{V_{i}(s)}{V_{i}(s)} = -\frac{Z_{i}(s)}{Z_{i}(s)}$$
 (2.24)

then the section of t




Figure 2.22 The inverting configuration with general impedances in the feedback and the feed-in paths

Example 2.4

For the circuit () Fig. 2.23, derive an expression for the transfer function I (s) I (s). Show that the transfer function is that of a low pass STC erectit. By expressing the transfer function in the standaid for hishown in Table 1.2 on page 34, find the degain and the 3-dB frequency. Design the care in to obtain a de 2am of 40 dB, a 3-dB frequency of 1 kHz, and an input resistance of 1 kQ. At what frequency does the magnitude of transmission become unity. What is the phase angle at this frequency?




Figure 2.23 Circuit for Example 2.4.

Solution

To obtain the transfer function of the circuit in Fig. 2.23, we substitute in Eq. (2.24), Z = R, and $Z = R_{\rm eff}(1/\sqrt{C})$ Since Z is the parallel connection of two components at is more convenient to work in terms of 1, that is, we use the following alternative form of the transfer function.

$$\frac{V_o(s)}{\Gamma_{(s)}} = \frac{1}{Z_{(s)} Y_{o(s)}}$$

and substitute $Z_1 = R_1$ and $Y_2(s) = (1/R_2) + sC_2$ to obtain

$$\frac{1}{R} + s(-R)$$

This transfer function is of first order has a finite degain (at s=0) t=t=-R), and has zero gain at infinite frequency. Thus it is the truisfer function of a low-pass STC network and can be expressed in the standard form of Table 1.2 as follows:

$$\frac{1}{C}(x) = \frac{R}{R} \frac{R_1}{R}$$

from which we find the do e or K to be

$$\kappa = \frac{R}{R}$$

Example 2.4 continued

and the 3-dB frequency ω_0 as

$$\omega_1 = \frac{1}{C_2 R_2}$$

We could have found all this from the circuit in Fig. 2.23 by inspection. Specifically, note that the capacitor behaves as an open circuit at dc, thus at dc the gain is simply -R, R.) Furthermore, because there is a virtual ground at the inverting input terminal, the resistance seen by the capacitor is R, and thus the time constant of the STC network is C.R.

Now to obtain a degain of 40 dB that is, 100 V/V we select $R_2/R_1 = 100$. For an input resistance of $1 \text{ k}\Omega$, we select $R_1 = 1 \text{ k}\Omega$, and thus $R_2 = 100 \text{ k}\Omega$. Finally, for a 3-dB frequency $f_0 = 1 \text{ kHz}$, we select C_2 from

$$2\pi \times 1 \times 10^3 = \frac{1}{C_2 \times 100 \times 10^3}$$

which yields $C_2 = 1.59 \text{ nF}$.

The circuit has gain and phase Bode plots of the standard form in Fig. 1.23. As the gain falls off at the rate of 20 dB decade, it will react 0 dB in two decades, that is, at $t = 100t_1 - 100$ kHz. As Fig. 1.23(b) indicates, at such a frequency which is much greater than t, the phase is approximately 90. To this, however, we must add the 180 arising from the inverting nature of the amplifier (i.e., the negative sign in the transfer function expression). Thus at 100 kHz, the total phase shift will be 270 or, equivalently, $\pm 90^\circ$.

2.5.2 The Inverting Integrator


By placing a capacitor in the feedback path (i.e., in place of Z in Fig. 2.22) and a resistor at the input on place of Z i, we obtain the circuit of Fig. 2.24(a). We shall now show that this circuit realizes the mathematical operation of integration. Let the input be a time-varying function $\tau(t)$. The virtual ground at the inverting op amp input causes $v_i(t)$ to appear in effect across R_i and thus the current r(t) will be v(t)/R. This current flows through the capacitor C_i causing charge to accumidate on C_i . If we assume that the circuit begins operation at time t = 0, then at an arbitrary time t the current r(t) will have deposited on C_i a charge equal to $\frac{1}{R_i}(t)$. It Thus the capacitor voltage $\frac{1}{R_i}(t)$ will change by $\frac{1}{C_i}(t)$ at the initial voltage on C_i (at t = 0) is denoted V_{C_i} , then

$$v_C(t) = V_C + \frac{1}{C} \int_0^t i_1(t) dt$$

Now the output voltage $v_o(t) = -v_v(t)$; thus,

$$v_O(t) = -\frac{1}{CR} \int_0^t v_I(t) dt - V_C$$
 (2.25)

Thus the circuit provides an output voltage that is proportional to the time integral of the input, with V_C being the initial condition of integration and CR the integrator time constant. Note that, as expected, there is a negative S_C in attached to the output voltage, and thus this






Figure 2.24 (a) The Miller or inverting integrator (b) Frequency response of the integrator

integrator circuit is said to be an inverting integrator. It is a so known as a Miller integrator after an early worker in this field.

The operation of the integrator circuit can be described alternatively in the frequency domain by substituting Z(s) = R and $Z_2(s) = 1/s$ C in Eq. (2.24) to obtain the transfer function

$$\frac{V_o(s)}{V(s)} = -\frac{1}{\sqrt{CR}} \tag{2.26}$$

For physical frequencies, $s = j\omega$ and

$$\frac{V_o(j\omega)}{V_o(j\omega)} = -\frac{1}{j\omega CR} \tag{2.27}$$

Thus the integrator transfer function has magnitude

$$\left|\frac{V_o}{I_o}\right| = \frac{1}{\omega CR} \tag{2.28}$$

O

0

and phase

$$\phi = +90^{\circ} \tag{2.29}$$

The Bode plot for the integrator magnitude response can be obtained by noting from Eq. (2.28) that as ω doubles (increases by an octave) the magnitude is halved (decreased by 6 dB). Thus the Bode plot is a straight line of slope 6 dB octive (or, equivalently, 20 dB decade). This line (shown in Fig. 2.24b) intercepts the 0-dB line at the frequency that makes $|V_{\alpha}/V_i| = 1$, which from Eq. (2.28) is

$$\omega_{mt} = \frac{1}{CR} \tag{2.30}$$

The frequency ω_0 is known as the integrator frequency and is simply the inverse of the integrator time constant.

Comparison of the frequency response of the integrator to that of an STC low pass network indicates that the integrator behaves as a low-pass filter with a corner frequency of zero Observe also that at $\omega = 0$, the magnitude of the integrator transfer function is infinite. This indicates that at do the op amp is operating with an open loop. This should also be obstous from the integrator circuit itself. Reference to Fig. 2.24(a) shows that the feedback element is a capacitor, and thus at do, where the capacitor behaves as an open circuit, there is no negative feedback! This is a very significant observation and one that indicates a source of problems with the integrator circuit. Any tiny do component in the input signal will theoretically produce an infinite output. Of course, no infinite output voltage results in practice, rather, the output of the amplifier saturates at a voltage close to the op-amp positive or negative power supply (L_* or L), depending on the polarity of the input de signal.

The dc problem of the integrator circuit can be alleviated by connecting a resistor R, across the integrator capacitor C, as shown in Fig. 2.25 and thus the gain at dc will be -R, R rather than infinite. Such a resistor provides a dc feedback path. Unfortunately, however, the integration is no longer ideal, and the lower the value of R, the less ideal the integrator C recail becomes. This is because R, causes the frequency of the integrator pole to move from its ideal location at m=0 to one determined by the corner frequency of the STC network (R), C). Specifically, the integrator transfer function becomes

$$\frac{V_o(s)}{V_i(s)} = -\frac{R_F/R}{1 + sCR_s}$$




Figure 2.25 The Miller integrator with a large resistance R_c connected in parallel with C in order to provide negative feedback and hence finite gain at de.

as opposed to the ideal function of $-1/\sqrt{R}$. The lower the value we select for R_i , the higher the corner frequency $(1/\sqrt{R})$ will be and the more nonideal the integrator becomes. Thus selecting a value for R_i presents the designer with a trade-off between deperformance and signal performance. The effect of R_i on integrator performance is investigated further in the Example 2.5.

Divintephi II.

Find the output produced by a Miller integrator in response to an input pulse of 1. V height and 1-ms width [Fig. 2.26(a)]. Let $R=10~\mathrm{k}\Omega$ and $C=10~\mathrm{nF}$. If the integrator capacitor is shunted by a 1-M Ω resistor, how will the response be it outfied? The optamp is specified to saturate at $\pm 13~\mathrm{V}$.

Solution

In response to a 1-V, 1-ms input pulse, the integrator output will be

$$v_O(t) = -\frac{1}{CR} \int_0^t 1 dt, \qquad 0 \le t \le 1 \text{ ms}$$

where we have assumed that the initial voltage on the integrator capacitor is 0. For C=10 nL and R=10 k Ω , CR=0.1 ms, and

$$v_O(t) = -10t$$
, $0 \le t \le 1 \text{ ms}$

which is the linear tamp shown in Fig. 2.26(b). It reaches a magnitude of 10 V at t = 1 ms and remains constant thereafter.

Inal the output is a linear ramp should also be obvious from the fact that the 1-V input pulse produces a constant current through the capacitor of $1.V + 10 \,\mathrm{k}\Omega = 0.1 \,\mathrm{mA}$. This constant current $I = 0.1 \,\mathrm{mA}$ sapplies the capacitor with a charge It, and thus the capacitor voltage changes linearly as (It = C), resulting in $x_{t,t} = (I = C)t$. It is worth remembering that charging a capacitor with a constant current produces a linear voltage across it.


Next consider the situation with resistor $R_f = 1 \text{ M}\Omega$ connected across C. As before, the 1-V pulse will provide a constant current t = 0.1 m/s. Now, however, this current is supplied to an STC network composed of R_f in parallel with C. Thus, the output will be an exponential heading toward -100 V with a time constant of $CR_F = 10 \times 10^{-9} \times 1 \times 10^6 = 10 \text{ ms}$.


$$v_O(t) = -100(1 - e^{-t/10}), \quad 0 \le t \le 1 \text{ ms}$$


Of course, the exponential will be interrupted at the end of the pulse, that is, at $t \ge 1$ ms, and the output will reach the value

$$v_O(1 \text{ ms}) = -100(1 - e^{-1/10}) = -9.5 \text{ V}$$

The output waveform is shown in Fig. 2.26(c), from which we see that including R, causes the ramp to be slightly rounded such that the output reaches only -9.5 V, 2.5 V short of the ideal value of -10 V butthermore, for t > -10 ms, the capacitor discharges through R, with the relatively long time-constant of 10 ms. Finally, we note that op amp saturation, specified to occur at $\pm 3 \text{ V}$, has no effect on the operation of this circuit.










Figure 2.26 Waveforms for Example 2.5: (a) Input pulse. (b) Output linear ramp of ideal integrator with time constant of 0.1 ms. (c) Output exponential ramp with resistor R_r connected across integrator capacitor.

The preceding example hints at an important application of integrators, namely, their use in providing triangular waveforms in response to square-wave inputs. This application is explored in Exercise 2.18. Integrators have many other applications, including their use in the design of filters (Chapter 16).

2.5.3 The Op-Amp Differentiator

Interchanging the location of the capacitor and the resistor of the integrator circuit results in the circuit in Fig. 2.27(a), which performs the mathematical function of differentiation. To see how this comes about let the input be the time-varying function $v_i(t)$, and note that the virtual ground at the inverting input term hal of the op-amp causes $v_i(t)$ to appear in effect across the capacitor (... Thus the current through (... will be (... (dv_i/dt)), and this current flows through the feedback resistor R providing at the op-amp output a voltage $v_O(t)$.


$$v_O(t) = -CR \frac{dv_I(t)}{dt} \tag{2.31}$$

The frequency-domain transfer function of the differentiator circuit can be found by substituting in Eq. (2.24), $Z_1(s) = 1/sC$ and $Z_2(s) = R$ to obtain

$$\frac{V_o(s)}{V_I(s)} = -sCR \tag{2.32}$$

which for physical frequencies $s = j\omega$ yields

$$\frac{V_n(j\omega)}{V_i(j\omega)} = -j\omega CR \tag{2.33}$$






Figure 2.27 (a) A differentiator (b) Frequency response of a differentiator with a lime constant CR

Thus the transfer function has magnitude

and phase

0

$$\phi = -90^{\circ} \tag{2.35}$$

The Bode plot of the magnitude response can be found from Eq. (2.34) by noting that for an octave increase in ω , the magnitude doubles (increases by 6 dB). Thus the plot is simply a straight line of slope +6 dB octave (or, equivalently, +20 dB decade) intersecting the 0-dB line (where J = J = 1) at $\omega = 1$. (R, where (R is the differentiator time-constant [see Fig. 2.27(b)].

The frequency response of the differentiator can be thought of as that of an STC highpass filter with a corner frequency at infinity (refer to Fig. 1.24). Finally, we should note that the very nature of a differentiator circuit causes it to be a "noise magnifier." This is due to the spike introduced at the output every time there is a sharp change in $\tau(t)$ such a change could be interference coupled electromagnetically ("picked up") from adjacent signal sources. For this reason and because they suffer from stability problems (Chapter 10), differentiator circuits are generally avoided in practice. When the circuit of Fig. 2.27(a) is used, it is usually necessary to connect a small varied resistor in series with the capacitor. This modification unfortunately turns the circuit into a nonideal differentiator.

- 2.18 Consider a symmetrical square wave of 20-V peak-to peak. O average, and 2 ms period applied to a Miller integrator. Find the value of the time constant CR such that the triangular waveform at the output has a 20-V peak-to-peak amplitude.
 Ans. 0.5 ms
- **D2.19** 1 sc an ideac op amp to design an inverting integrator with an input resistance of $10 \text{ k}\Omega$ and an integration time constant of 10 s. What is the gain magnitude and phase angle of this circuit at 10 rad s and at 1 rad s'. What is the frequency at which the gain magnitude is unity?

 Ans. $R = 10 \text{ k}\Omega$, C = 0.1 µt, at $\omega = 10 \text{ rad s}$. $V_0/V_1 = 1,000 \text{ V/V}$ and $\phi = +90^\circ$; 1000 rad/s.
- D2.20 Design a differentiator to have a time constant of 10 s and an input capacitance of 0.01 μ. What is the gain magnitude and phase of this circuit at 10 rad s, and at 10 rad s? In order to limit the high frequency gain of the differentiator circuit to 106 a resistor is added in series with the capacitor. Find the required resistor value

Ans. $C = 0.01 \, \mu\text{F}$; $R = 1 \, \text{M}\Omega$; at $\omega = 10 \, \text{rad/s}$: $|V_o| = 10 \, \text{V/V}$ and $\phi = -90^\circ$; $10 \, \text{k}\Omega$

2.6 DC Imperfections

Thus far we have considered the op amp to be ideal. The only exception has been a brief discussion of the effect of the op-amp finite gain A on the closed-loop gain of the inverting and noninverting configurations. Although in many applications the assumption of an ideal op

amp is not a bad one, a circuit designer has to be thoroughly fin iliar with the characteristics of practical op amps and the effects of such characteristics on the performance of op-amp circuits. Only then will the designer be able to use the op amp intelligently, especially if the application at hand is not a straightforward one. The nonideal properties of op amps will, of course, lim t the range of operation of the circuits analyzed in the previous examples.

In this and the two sections that follow, we consider some of the important nonideal properties of the oplamp. We do this by treating one nonideality at a time, beginning in this section with the dc problems to which op amps are susceptible.

2.6.1 Offset Voltage

Because op amps are direct-coupled devices with large gains at dc, they are prone to dc problems. The first such problem is the dc offset voltage. To understand this problem consider the following conceptual experiment. If the two input terminals of the op amp are field together and connected to ground, it will be found that despite the fact that $\alpha_1 = 0$, a finite dc voltage exists at the output. In fact, if the op amp has a high dc gain, the output will be at either the positive or negative saturation level. The op-amp output can be brought back to its ideal value of 0 V by connecting a dc voltage so rice of appropriate polarity and magnitude between the two input terminals of the op amp. This external source balances out the input offset voltage of the op amp. It follows that the **input offset voltage** (U_{ij}) must be of equal magnitude and of opposite polarity to the voltage we applied externally

The input offset voltage arises as a result of the unavoidable mish atches Present in the input differential stage inside the op amp. In later chapters (in particular Chapters 8 and 12) we shall study this topic in detail. Here, however, our concern is to investigate the effect of U_1 on the operation of closed-loop op-amp circuits. Toward that end, we note that general purpose op amps exhibit U_2 , in the range of Γ in V to 5 mV. Also, the value of U_1 depends on temperature. The opain p data sheets usually specify typical and maximum values for U_2 at room temperature as well as the temperature coefficient of U_2 (usually in μV). They do not, however, specify the polarity of U_2 because the component mismatches that give rise to U_{ij} are obviously not known a prioric different units of the same op-amp type may exhibit either a positive or a negative U_{ij} .

To analyze the effect of V_0 on the operation of op-amp cricuits, we need a cricuit model for the op amp with input offset voltage. Such a model is shown in Fig. 2.28. It consists of a




Figure 2.28 Circuit model for an op amp with input offset voltage V_{asc}

We should note that real op amos have aomideal effects additional to those discussed in this chapter. These include finule monzero common mode gain or, equivalently noninfinite CMRR normfinite input resistance, and nonzero output resistance. The effect of these however, on the performance of most of the closed loop circuits studied here is not very significant, and thair study will be postponed to later chapters (in particular Chapters 8, 9, and 12).

do source of value V_{os} placed in somes with the positive input lead of an offset-free op amp. The justification for this model follows from the description above.

2.21 Use the model of Fig. 2.28 to sketch the transfer characteristic v_0 versus v_{td} ($v_0 = v_3$ and $v_{td} = v_2 - v_4$) of an op amp having an open-loop dc gain $A_0 = 10^4$ V/V, output saturation levels of ± 10 V, and v_4) of +5 mV.

Ans See Fig. E2.21 Observe that true to its name, the input offset voltage causes an offset in the voltage-transfer characteristic, rather than passing through the origin it is now shifted to the left by U.,




Figure E2.21 Transfer character stic of an op amp with 1 = 5 mV

Analysis of op-amp circuits to determine the effect of the op-amp V, on their performance is straightforward. The input voltage signal source is short circuited and the op amp is replaced with the model of Fig. 2.28. (Eliminating the input signal, done to simplify matters, is based on the principle of superposition.) Following this procedure, we find that both the inverting and the noninverting amplifier configurations result in the same circuit, that shown in Fig. 2.29, from which the output de voltage due to V is found to be

$$V = V_{OS} \left[1 + \frac{R}{R} \right]$$
 (2.36)

This output de voltage can have a large magnitude. For instance, a noninverting amplifier with a closed-loop gain of 1000, when constructed from an optamp with a 5-mV input offset voltage will have a de output voltage of +5 V or -5 V (depending on the polarity of 1) rather than the ideal value of 0 V. Now, when an input signal is applied to the




Figure 2.29 Evaluating the hilper de offset voltage that to be an aclosed loop mightier




Figure 2.30 The output do offset colored of an opening can be immed to zero by connecting a potentionicis to the two offset-indling term trils. The wiper of the potentioniets is connected to the negative supply of the opening.

amplifier, the corresponding signal output will be superimposed on the 8-V de Obviously then, the allowable signal swing at the output will be reduced. Even worse, if the signal to be amplified is de, we would not know whether the output is due to V, or to the signal!

Some optamps are provided with two additional terminals to which a specified creat can be confected to trim to zero the output devoltage due to U., Figure 2.50 shows such an arrangement that is typically used with general-purpose optamps. A potentiometer is connected between the offset-milling terminals with the wiper of the potentiometer connected to the optamp negative supply. Moving the potentiometer wiper introduces an imbalance that counteracts the asymmetry present in the internal epoint period try and that gives use to U. We shall return to this point in the context of our study of the internal circuitry of optamps in Chapter 12. It should be noted, however, that ever though the depart offset can be frimmed to zero, the problem remains of the variation (or drift) of U with temperature.

One way to overcome the de offset problem is by capacitively coupling the amplifier. This, however, will be possible only in applications where the closed loop amplifier is not required to amplify de or very low frequency signals. I give 2.31 a) shows a capacitively coupled amplifier. Because of its infinite impedance at de, the coupling capacitor will cause the gain to be zero at de. As a result the equivalent circuit for determining the de output




Figure 2.31 (a) Verpactively coupled inverting implified (b) The equivalent circuit for determining its de output offset voltage.

(b)

voltage resulting from the op-amp input offset voltage I_{ij} will be that shown in Fig. 2.31(b). Thus I_{ij} sees in effect a unity-gain voltage follower, and the de output voltage I_{ij} will be equal to I_{ij} rather than I_{ij} ($I_{ij} + R_{ij} - R_{ij}$), which is the case without the coupling capacitor. As far as input signals are concerned the coupling capacitor I_{ij} forms together with I_{ij} and I_{ij} for an STC high-pass circuit with a corner frequency of I_{ij} , I_{ij} . Thus, he gain of the capacitively coupled another will tail off at the low frequency end, from a magnitude of I_{ij} , I_{ij} at high frequencies] and will be 3 dB down at I_{ij} .

2.22 Consider an inveiting amplifier with a nominal gent of 1000 constructed from an optamp with an input offset offage of 3 mV and with output saturation levels of *10 V (a) What is (approximately) the peak sine-wave input signal that can be applied without output chipping? (b) If the effect of I, is nulled it room temperature (25 C), how large an input can one now apply if () the circuit is to operate at a constant temperature? (ii) the circuit is to operate at a temperature in the range 0°C to 75°C and the temperature coefficient of Vas is 10 µV/°C?

Ans. (a) 7 mV; (b) 10 mV, 9.5 mV

2.23 Consider the same amp iften as in Exercise 2.22—that is, an inverting amplifier with a nominal gain of 1000 constructed from an opamp with an input offset voltage of 3 mV and with output saturation levels of $\pm 10 \text{ V}_{\odot}$ except here let the an place be capacitively coupled as in Fig. 2.31(a). (a) What is the docified voltage at the output and what (approximately) is the peak sine-wave signal that can be applied at the input without output of pping? Is there i need for offset trimining? (b) If $R = 1 \text{ k}\Omega$ and $R = 1 \text{ M}\Omega$ find the value of the coupling capie for C. that will ensure that the gain will be greater than \$7 dB down to 100 Hz.

Ans. (a) 3 mV, 10 mV, no need for offset trimming; (b) 1.6 μ F

(a)

2.6.2 Input Bias and Offset Currents

The second de problem encountered in optamps is illustrated in Fig. 2.32. In order for the optamp to operate, its two input terminals have to be supplied with decurrents termed the **input bias currents**. In Fig. 2.32 these two currents are represented by two current sources, I_k and I_k connected to the two input terminals. It should be emphasized that the input bias currents are independent of the fact that a real optamp has firste (though large) input resistance (not show), in Fig. 2.32). The optamp manufacturer usually specifies the average value of I_k and I_k as well as their expected difference. The average value I_k is called the **input bias current**,

$$I_{R} = \frac{I_{R1} + I_{R2}}{2}$$

and the difference is called the input offset current and is given by

$$I_{OS} = |I_{B1} - I_{B2}| \tag{C}$$

Expreal values for general purpose op amps that use bipolar transistors are $I_n \sim 100$ nA and $I_{os} = 10$ nA.

We now wish to find the dc output voltage of the closed-loop amplifier due to the riput bias currents. To do this we ground the signal source and obtain the circuit shown in Lig 2.33 for both the inverting and noninverting configurations. As shown in Fig. 2.33, the output dc voltage is given by

$$V_O = I_{B1}R_2 = I_BR_2 \tag{2.37}$$

This obviously places an upper limit on the value of R. Fortunately, however, a technique exists for reducing the value of the output de voltage due to the input bias currents. The method consists of introducing a resistance R in series with the noninverting input lead, as




Figure 2.32 The op-amp input bias currents represented by two current sources $I_{\rm BL}$ and $I_{\rm BL}$.

This is the case for op a tips constructed using bipolar function, ransistors (BHs). Those using MOSELES in the first (input) stage do not draw an appreciable input has current, nevertheless, the rapid term mals should have continuous depaths to ground. More on this in later chapters.




Figure 2.33. Analysis of the closed loop amplifier facing in o account the input bias currents




Figure 2.34 Reducing the effect of the input bias corrects by a treducing a resistor R

shown in Fig. 2.34. From a signal point of view, R has a negligible effect (ideally no effect). The appropriate value for R, can be determined by analyzing the circuit in Fig. 2.34, where analysis details are shown, and the output voltage is given by

$$V_O = -I_{B2}R_1 + R_2(I_{B1} - I_{B2}R_3/R_1)$$
 (2.38)

Consider first the case $I_{g_1} = I_{g_2} = I_g$, which results in

$$V_{ij} = I_{B}[R_{2} - R_{3}(1 + R_{2}/R_{1})]$$

Thus we can reduce V_{ϕ} to zero by selecting R such that

$$R_3 = \frac{R_2}{1 + R_2 / R_1} = \frac{R_1 R_2}{R_1 + R_2} \tag{2.39}$$

That is R should be made equal to the parallel equivalent of R_1 and R

Having selected $R_{\rm c}$ as above, let us evaluate the effect of a finite offset current $I_{\rm is}$. Let $I_{\rm p} = I_{\rm B} + I_{\rm crit}/2$ and $I_{\rm g} = I_{\rm b} - I_{\rm bx}/2$, and substitute in Eq. (2.38). The result is

$$V_O = I_{OS}R_2 \tag{2.40}$$

which is usually about an order of magnitude smaller than the value obtained without R (Eq. 2.37). We conclude that to minimize the effect of the input bias currents, one should place in the positive lead a resistance equal to the equivalent de resistance seen by the program terminal. We emphasize the word dc in the last statement, note that if the amplifier is ac-coupled, we should select $R_3 = R_2$, as shown in Fig. 2.35.

While we are on the subject of ac-coupled amplifiers, we should note that one must always provide a continuous depath between each of the input terminals of the op amp and ground. This is the case no matter how small I_R is. For this reason the ac-coupled noninverting amplifier of Fig. 2.36 will not work without the resistance R, to ground Unfortunately, including R lowers considerably the input resistance of the closed loop amplifier.




Figure 2.35. It at accompled a upliffer the decresistance seer by the inverting terminal is R_{\perp} bence R_{γ} is chosen equal to R_{γ} .




Figure 2.36. If usualing the need for a continuous depath for each of the optamp input terminals. Specifically, note that the amplifier will not work without resistor R_3 .

EXERCISE

2.24 Consider an inverting amphifier circuit designed using an optamp and two resistors $R = 10 \text{ k}\Omega$ and $R_0 = 1 \text{ M}\Omega$. If the optamp is specified to have an input bias current of 100 n V and an input offset current of 10 n V find the output do offset voltage resulting and the value of a resistor R_0 to be placed an error of 10 n V find the output do offset voltage resulting and the value of a resistor R_0 to be placed in series with the positive input lead in order to minimize the output offset voltage. What is the new value of V_0 ?

Ans. 0.1 V, 9.9 k Ω (= 10 k Ω); 0.01 V

2.6.3 Effect of V_{os} and I_{os} on the Operation of the Inverting Integrator

Our discussion of the inverting integrator circuit in Section 2.5.2 mentioned the susceptibility of this circuit to saturation in the presence of small de voltages or currents. It behooves us therefore to consider the effect of the op-amp de offsets on its operation. As will be seen, these effects can be quite dramatic.

To see the effect of the input do offset voltage V consider the integrator circuit in Fig. 2.38, where for simplicity we have short-circuited the input signal source. Analysis of the circuit is straightforward and is shown in Fig. 2.37. Assuming for simplicity that at time V the voltage across the capacitor is zero, the output voltage as a function of time is given by

$$v_o = V_{os} + \frac{1_{os}}{CR}t \tag{2.41}$$

Thus v, increases linearly with time until the optimp saturates inclearly an unacceptable situation. As should be expected, the do input offset current I produces a similar problem. Figure 2.38 illustrates the situation. Observe that we have added a resistance R in the optimp positive-input lead in order to keep the input bias current I from flowing through C Nevertheless, the offset current I, will flow through C and cause v_i to ramp linearly with time until the optimp saturates.

As mentioned in Section 2.5.2 the de-problem of the integrator circuit can be alleviated by connecting a resistor R across the integrator capacitor C, as shown in Fig. 2.25




Figure 2.37 Determining the effect of the op-amp input offset volage 1—on the Miller integrator circuit. Note if at social computations with three the op amp eventually saturates.

Such a resistor provides a de path through which the de currents (1-R) and I can low, with the result that c will now have a decomponent [1, ... (1 + R, -K) + L, R,]nstead of rising finearly. To keep the de offset at the output small, one would select a aw value for R. Unfor unately however, the lower the value of R, the less ideal the integrator circuit becomes.




Figure 2.38 Effect of the op-amp input bias and offset currents on the performance of the Miller integrator

2.25 Consider a Miller integrator with a time constant α . Fins and an input resistance of $10~\mathrm{k}\Omega$. Let me op amp laye for 2 mV and output saturation voltages of 2.12 Vota. Assuming that when the power supply is furned on the capacitor voltage is zero, how long does it take for the amplifier to saturate? (b) Select the largest possible value for a feedback resis or R, so that at least ±10 V of output signal swing remains available. What is the corner frequency of the resulting STE network?

Ans. (a) 6 s; (b) $10 \text{ M}\Omega$, 0.16 Hz

2.7 Effect of Finite Open-Loop Gain and **Bandwidth on Circuit Performance**

2.7.1 Frequency Dependence of the Open-Loop Gain

The differential open loop gain. For an op amp is not infinite, rather, it is finite and decreases with frequency. Figure 2.39 shows a plot for - fix with the numbers typical of some commercally available general purpose op amps (such as the popula 741 type op amp, available from many semiconductor manufacturers, as internal circuit is studied in Chap et 12).

Note that although the gam is quite high at de aid, ow frequencies, it starts to fall off at a rather low frequency (10 Hz in our example). The uniform -20-dB decade gain rolloff shown is typical of internally compensated oplamps. These are units that have a retwork (usually a single capacitor) included within the same IC clip whose function is to cause the spramp gain to have the single time constant (STC) low bass response shown. This




Figure 2.39 Open copyagn of a typical series a purpose internally compensated opening

process of modifying the open-loop gain is termed frequency compensation, and its purpose is to ensure that op amp circuits will be stable (as opposed to oscillatory). The subject of stability of op amp circuits—or more generally, of feedback ariphiliers—will be studied in Chapter 10.

By analogy to the response of low pass STC circuits (see Section 1.6 and, for more detail Appendix F), the gain 4(s) of in internally componsated op amp may be expressed as

$$A(s) = \frac{A_0}{1 + s^2 \omega} \tag{2.42}$$

which for physical frequencies, $s = j\omega$, becomes

$$A(j\omega) = \frac{A_0}{1 + j\omega/\omega_b} \tag{2.43}$$

where β denotes the dogain and α_0 is the 3-dB frequency (corner frequency or "break" frequency). For the example shown in Fig. 2.39, $\beta = 10^\circ$ and $\omega = 2\pi + 10^\circ$ rad $\sim 10^\circ$ frequences $\omega = \omega$ (about 10 times and Figher). $\alpha = (2.43)$ may be approximated by

$$A(j\omega) = \frac{A_0 \omega_b}{j\omega} \tag{2.44}$$

Thus,

$$|A(|\omega)| = \frac{A_0 \omega_b}{\omega} \tag{2.45}$$

from which it can be seen that the gain in eaches unity (fid 3) at a frequency denoted by many given by

$$\omega_t = A_0 \omega_h \tag{2.46}$$

Substituting in Eq. (2.44) gives

$$A(j\omega) \simeq \frac{\omega_{i}}{j\omega} \tag{2.47}$$

The frequency $f_t = \omega_t/2\pi$ is usually specified on the data sheets of commercially available op amps and is known as the **unity-gain bandwidth**. Also note that for $\omega = \omega$ the open loop gain in Eq. (2.42) becomes

$$A(s) \simeq \frac{\omega_t}{s} \tag{2.48}$$

The gain magnitude can be obtained from Eq. (2.47) as

$$|A(j\omega)| = \frac{\omega_t}{\omega} = \frac{f_t}{f} \tag{2.49}$$

Thus if f_i is known (10' Hz in our example), one can easily determine the magnitude of the op-amp gain at a given frequency f_i . Furthermore, observe that this relationship correlates with the Bode plot in Fig. 2.39. Specifically, for f_i , doubling f_i (an octave increase) results in halving the gain (a 6-dB reduction). Similarly, increasing f_i by a factor of 10 (a decade increase) results in reducing |A| by a factor of 10 (20 dB).

As a matter of practical importance, we note that the production spread in the value of f between op-amp units of the same type is usually much smaller than that observed for f and f. For this reason f is preferred as a specification parameter. Finally, it should be ment oned that an op-amp having this uniform. 6 dB octave (or equivalently: 20-dB decade) gain rolloff is said to have a single-pole model. Also, since this single pole dominal is the a uplifier frequency response, it is called a dominant pole. For more, in poles (and zeros), the reader may wish to consult Appendix F.

EXERCISE

2.26 An internally compensated op amp is specified to have an open-foop degain of 105 dB and a unity-gain bandwidth of 3 MHz. Find t, and the open-foop gain (ir dB) at t_b, 300 Hz, 3 kHz, 12 kHz, and 60 kHz.

Ans. 15 Hz; 103 dB; 80 dB; 60 dB; 48 dB; 34 dB

2.7.2 Frequency Response of Closed-Loop Amplifiers

We next consider the effect of Impted op-amp gain and bancwidth on the closed-loop transfer functions of the two basic configurations: the inverting circuit of Fig. 2.5 and the no inverting circuit of Fig. 2.12. The closed-ocp gain of the inverting amplifier, assuming a finite op-arap open-loop gain. 4, was derived in Section 2.2 and given in Eq. (2.8), which we repeat here as

$$\frac{V_o}{V} = \frac{-R_2/R_1}{1 + (1 + R_-/R_-)/4} \tag{2.50}$$

Since t is the product of the docum t and the 3 dB bandwidth t (where $t = \omega / 2\pi$) it is also known as the gain bandwidth product (GB). The reader is cannoned however, that in some amplifiers, the unity-gain frequency and the gain-bandwidth product are not equal.

Substituting for A from Eq. (2.42) and using Eq. (2.46) gives

$$\frac{V_o(s)}{V_i(s)} = \frac{-R_2/R_1}{1 + \frac{1}{A_0} \left(1 + \frac{R_2}{R_1}\right) + \frac{s}{\omega_i/(1 + R_2/R_1)}}$$
(2.51)

For $A_0 \gg 1 + R_2/R_1$, which is usually the case,

$$\frac{V_o(s)}{V_i(s)} \approx \frac{-R_2/R_1}{1 + \frac{s}{\omega_i (1 + R - R_1)}}$$
 (2.52)

which is of the same form as that for a low-pass STC network (see Table 1.2, page 34). Thus the inverting amplifier has an STC low-pass response with a dc gain of magnitude equal to R_1/R_1 . The closed-loop gain rolls off at a uniform -20-dB/decade slope with a corner frequency (3-dB frequency) given by

$$\omega_{3dB} = \frac{\omega_t}{1 + R_2 / R_1} \tag{2.53}$$

Similarly, analysis of the noninverting amplifier of Fig. 2-12, assuming a finite open-loop gain A, yields the closed-loop transfer function

$$\frac{V_o}{V_i} = \frac{1 + R_2/R_1}{1 + (1 + R_2/R_1)/A} \tag{2.54}$$

Substituting for 1 from Eq. (2.42) and making the approximation $|4\rangle > 1 + R$. R, results in

$$\frac{V_{i}(s)}{V_{i}(s)} = \frac{1 + R - R}{1 + \frac{s}{\omega_{i} / (1 + R - R_{i})}}$$
(2.55)

Thus the neutron ramplifier has an STC lew-pass response with a degrain of (1 + R - R) and a 3-dB frequency given also by Eq. (2.53).

Example 2.6

Consider an op amp with t=1 MHz. Find the 3-dB frequency of closed-loop amplifiers with normal gains of ± 1000 , ± 100 , ± 10 , ± 1 , ± 1 , ± 10 , ± 100 , and ± 1000 . Sketch the magnitude frequency response for the amplifiers with closed-loop gains of ± 10 and ± 10 .

Solution

We use Eq. (2.53) to obtain the results given in the following table

losed-Loop Gain	R_i R_i	$f_{2d0} = f_e / (1 + R_2/R_1)$	
+1000	939	1 kHz	
-100)()	10 kHz	
+10	9	100 kHz	
→ † †	0	LMHz	
40	10	0.5 MHz	
100	160	90.9 kHz - 9.9 kHz	
1000	1000	I kHz	

Figure 2.40 shows the frequerey response for the amp iffer whose nominal de gain is +10 (20 dB), and Fig. 2.41 shows the frequency response for the 10 (also 20 dB) case. An interesting observation follows from the table above. The unity gain inverting amplifier has a 3-dB fregrency of f 2 as compared to f, for the unity-gain noninverting amplifier (the unity-gain voltage follower).




Figure 2.40 Frequency response of an amplifier with a nominal gain of +10 V/V.




Figure 2.41 Frequency response of an amphifier with a nominal gain of 10 V/V.

The table in Example 2.6 above clearly illustrates he trade-off between gain and bandwidth. For a given op amp, the lower the closed-loop gain required, the wider the bandwidth achieved, indeed, the noninverting configuration exhibits a constant gain, bandwidth product equality for the oplamp. An interpretation of these results in lerins of feedback theory will be given in Chapter 10.

- 2.27 An internally compensated op amp has a dc open-loop gain of 10° V/V and an ac open-loop gain of 40 dB at 10 kHz. Estimate its 3-dB frequency, its unity-grin frequency, its gain bandwidth product, and its expected gain at 1 kHz Ans. 1 Hz; 1 MHz; 1 MHz; 60 dB
- 2.28 An op amp having a 106-dB gain at de and a single-pole frequency response with $f_i = 2$ MHz is used to design a noninverting amplifier with nominal de gain of 100. Find the 3-dB frequency of the closed-loop gain. Ans. 20 kHz

2.8 Large-Signal Operation of Op Amps

In this section, we study the limitations on the performance of op-amp circuits when large output signals are present.

2.8.1 Output Voltage Saturation

Similar to all other amplifiers, op amps operate linearly over a limited range of output voltages. Specifically, the op-amp output saturates in the manner shown in Fig. 1.14 with L. and I within 1 V or so of the positive and negative power supplies, respectively. Thus, an opamp that is operating from ±15-V supplies will saturate when the output voltage reaches about +13 V in the positive direction and -13 V in the negative direction. For this particular op amp the rated output voltage is said to be H3 V. To avoid clipping off the peaks of the output waveform, and the resulting waveform distortion, the input's gnal must be kept correspondingly small.

2.8.2 Output Current Limits

Another limitation on the operation of op amps is that their output current is limited to a specified max mum. For instance, the popular 741 cp amp is specified to have a max mum cutput current of (20 mA) Thes, in designing closed-loop circuits utilizing the 741, the designer has to ensure that ander no condition will the op amp be required to supply an output current, in either direction, exceeding 20 mA. This, of course, has to include hoth the current in the feedback circuit as well as the current supplied to a load resistor. If the circuit requires a larger current, the op-amp output voltage will saturate at the level corresponding to the maximum allowed output current.

Dacaurep kii (1111)

Consider the noninverting amplifier circuit shown in Fig. 2.42. As shown, the circuit is designed for a nominal gain $(1 + R_y/R_y) = 10 \text{ V/V}$ It is fed with a low-frequency sine-wave signal of peak voltage I and is connected to a load resistor R. The opamp is specified to have output saturation voltages of ±13 V and output current limits of ±20 mA

- (a) For $\Gamma_{ij} = 1$ V and $R_{ij} = 1$ k Ω , specify the signal resulting at the output of the amplifier
- (b) For $\Gamma_i = 1.5 \text{ V}$ and $R_i = 1 \text{ k}\Omega$, specify the signal resulting at the output of the amplifier.
- (c) For $R_i = 1 \text{ k}\Omega$, what is the maximum value of V for which an undistorted sine-wave output is obtained?
- (d) For $V_i = 1$ V, what is the lowest value of R for which an undistorted sine-wave output is obtained?




Figure 2.42 (a) A norm verting amplifier with a nominal gain of 10 V. V. designed using an optamp, has atturates at \$13-V sulput voltage and has \$20 mA output current limits. (b) When the input sine wave has a peak of 1.5 V, the output is clipped off at ±13 V.

Solution

- (a) For $V_0 = 1/V$ and $R_0 = 1/k\Omega$, the output will be a sine wave with peak value of (0/V). This is lower than output saturation levels of ±13 V, and thus the amplifier is not limited that way. Also, when the output is at its peak (10 V), the current in the load will be 10 V. T $k\Omega = 10$ r A, and the current in the feedback network will be $10 \text{ V}/(9+1) \text{ k}\Omega = 1 \text{ mA}$, for a total op-amp output current of 11 mA, well under its limit of 20 mA.
- (b) Now if V_i is increased to 1.5 V, ideally the output would be a sine-wave of 15 V peak. The opamp, however, will saturate at ±13 V, thus clipping the sine wave output at these levels. Let's next check on the op-amp output current. At 13-V output and R=1 kt2, $r=\pm 3$ mA and $r_s \approx$ 1.3 mA, thus $t_x = 14.3$ mA, again in der the 20-mA limit. Thus the output will be a sine wave with its peaks clipped off at ±13 V, as shown in Fig. 2.42(b)

Example 2.7 continued

- (c) For $R_L = 1$ kΩ, the maximum value of V_j for undistorted sine-wave output is 1.3 V. The output will be a 13-V peak sine wave, and the op-a up output current at the peaks will be 14.3 mA
- (d) For $V_n = 1.5$ and R_n reduced, the lowest value possible for R_n while the output is remaining an undistorted sine wave of 10-V peak can be found from

$$i_{Omax} = 20 \text{ mA} = \frac{10 \text{ V}}{R_{I \text{ min}}} + \frac{10 \text{ V}}{9 \text{ k}\Omega + 1 \text{ k}\Omega}$$

which results an

0

$$R_{f,min} = 526 \Omega$$

2.8.3 Slew Rate

Another phenomenon that can eause nonlinear distortion when large output signals are present is slew-rate limiting. The name refers to the fact that there is a specific maximum rete of change possible at the output of a real op amp. This maximum is known as the slew rate (SR) of the op amp and is defined as

$$SR = \frac{dv_O}{dt} \Big|_{max}$$
 (2.56)

and is usually specified on the op amp data sheet in units of Vigs. It follows that if the input signal applied to an op-simp circuit is such that it demands an output response that is faster than the specified value of SR, the op amp will not comply. Rather, its output will change at the maximum possible rate, which is equal to its SR. As an example, consider an op-amp connected in the unity-gain voltage-follower configuration shown in Fig. 2.43(a), and let the input signal be the step voltage shown in Fig. 2.43(b). The output of the op amp will not be able to use instantaneously to the ideal value I, rather, the output will be the I near ramp of slope equal to SR, snown in Fig. 2.43(c). The amplifier is then said to be slewing, and its output is slew-rate limited.

n order to understand the origin of the slew-rate phenomenon, we need to know about the internal circuit of the op amp, and we will study it in Chapter 12, For the time being, however, it is sufficient to know about the phenomenon and to note that it is distinct from the finite op-amp bandwidth that limits the frequency response of the closed- oop amplifers, studied in the previous section. The Lin ted bandwidth is a linear phenomenon and does not result in a change in the shape of an input sinusoid, that is, it does not lead to noninear distortion. The slew-rate limitation, on the other hand, can cause nonlinear distortion to an input sinusoidal signal when its frectiency and amplitude are such that the corresponding ideal output would require in to charge at a rate greater than SR. This is the ori-

gin of another related op amp specification, its full-power bandwidth, to be explained later Before leaving the example in Fig. 2.43, however, we should point cut that if the step input vo tage U is sufficiently small, the output can be the exponentially rising ramp shown in Fig. 2.43(d). Such an output would be expected from the follower if the only limitation on its dyramic performance were the finite op-amp bandwidth. Specifically, the transfer function of the follower can be found by substituting $R_1 = \infty$ and $R_2 = 0$ in Eq. (2.55) to obtain

$$\frac{V_o}{V_i} = \frac{1}{1 + s/\omega_i} \tag{2.57}$$




Figure 2.43 (a) Units gain follower (b) Input step waveform (c) Linearly rising output waveform obtained when the amplifier is slew rate limited. (d) Exponentially rising output waveform obtained when I is sufficiently small so that the initial slope (ωP) is smaller than or equal to SR.

which is a low-pass STC response with a time constant 1 (0). Its step response would therefore be (see Appendix E)

$$v_{O}(t) = V(1 - e^{-\omega_{f}})$$
 (2.58)

The initial slope of this exponentially rising function is (a). Thus, as long as 1 is suffciently small so that $\omega, V \le SR$, the output will be as in Fig. 2.43(d).

XERCISE

2.29 An op amp that has a slew rate of TV jis and a unity gain bandwidth t of TMHz is connected in the unity gain follower configuration. Find the largest possible input volture step for which the output waveform will stiff be given by the exponent al ramp of Eq. (2.58). For this ciput voltage, what is the 10% to 90% rise time of the output waveform? If an input step 10 in es as large is applied, find the 10% to 90% rise time of the output waveform.

Ans. 0.16 V; 0.35 μs; 1.28 μs

2.8.4 Full-Power Bandwidth

Op-amp slew-rate limiting can cause nonlinear distortion in sinusoidal waveforms. Consider once more the unity-gain follower with a sine-wave input given by

$$v_I = \hat{V}_I \sin \omega t$$

The rate of change of this waveform is given by

$$\frac{dv_l}{dt} = \omega \hat{V}_l \cos \omega t$$

with a maximum value of ωl . This maximum occurs at the zero crossings of the input sinusoid. Now if ωl exceeds the slew rate of the op amp, the output waveform will be distorted in the manner shown in Fig. 2.44. Observe that the output cannot keep up with the large rate of change of the sinusoid at its zero crossings, and the op amp slews.

The op amp data sheets usually specify a frequency t called the **full-power bandwidth** It is the frequency at which an output sinusoid with amplitude equal to the rated output voltage of the op amp begins to show distortion due to slew-rate limiting. If we denote the rated output voltage V_{omax} , then f_M is related to SR as follows:

$$\omega_{\rm M} V_{\rm omax} = SR$$

Thus.

$$f_{M} = \frac{SR}{2\pi V_{cmax}} \tag{2.59}$$

It should be obvious that output sinusoids of amplitudes smaller than V_{mo} , will show slew-rate distortion at frequencies higher than ω_0 . In fact, at a frequency ω higher than ω_0 , the maximum amplitude of the undistorted output sinusoid is given by

$$V_o = V_{omax} \left(\frac{\omega_M}{\omega} \right) \tag{2.60}$$




Figure 2.44 Effect of slew-rate limiting on output sinusoidal waveforms

EXERCISE

An op amp has a rate I cutput voltage of + 0 V and a slew rate of 1 V µs. What is its full-power bardwidth' Γ an input sinusoid with frequency t = 5t is applied to a unity gain follower constructed using this op amp, what is the maximum possible an plittude that can be accommodated at the output without incurring SR distortion? Ans. 15.9 kHz; 2 V (peak)

Summary

- The IC op amp is a versatile circuit building block. It is easy to apply, and the performance of op-amp circuits closely matches theoretical predictions.
- The op-amp terminals are the inverting input terminal (1), the noninverting input terminal (2), the output terminal (3), the positive-supply terminal (4) to be connected to the positive power supply (V_{ij}) , and the negative-supply terminal (5) to be connected to the negative supply $(-V_{ij})$. The common terminal of the two supplies is the circuit ground
- The ideal op amp responds only to the difference input signal, that is, $(v_2 - v_1)$; providing at the output, between terminal 3 and ground, a signal $A(v_2 - v_1)$, where 4, the open-loop gain, is very large (10° to 10°) and ideally infinite; and has an infinite input resistance and a zero output resistance. (See Table 3.1.)
- Negative feedback is applied to an op amp by connecting a passive component between its output terminal and its inverting (negative) input terminal. Negative feedback causes the voltage between the two input terminals to become very small and ideally zero. Correspondingly, a virtual short circuit is said to exist between the two input terminals. If the positive input terminal is connected to ground, a virtual ground appears on the negative input terminal.
- The two most important assumptions in the analysis of op-amp circuits, presuming negative feedback exists and the op amps are ideal, are as follows: the two input terminals of the op amp are at the same voltage, and zero current flows into the op-amp input terminals.
- With negative feedback applied and the loop closed, the closed-toop gain is almost entirely determined by external components. For the inverting configuration, $V_n/V_p = -R_2/R_1$; and for the noninverting configuration, $V_o/V_i = 1 + R_2/R_4$.

- The noninverting closed-loop configuration features a very high input resistance. A special case is the unity-gain follower, frequently employed as a buffer amplifier to connect a high-resistance source to a low-resistance load
- The difference amplifier of Fig. 2.16 is designed with $R_4/R_3 = R_2/R_1$, resulting in $v_{ij} = (R_2/R_1)$ $(v_D - v_D)$.
- The instrumentation amplifier of Fig. 2.20(b) is a very popular circuit. It provides $v_O = (1 + R_2/R_1)(R_3/R_1)$ $(v_{12} - v_{11})$. It is usually designed with $R_3 = R_3$, and R_1 and R_2 selected to provide the required gain. If an adjustable gain is needed, part of R_1 can be made variable.
- The inverting Maler integrator of Fig. 2.24 is a popular circust, frequently employed in analog signal-processing functions such as filters (Chapter 16) and oscillators (Chapter 17)
- The input offset voltage, V_{os} , is the magnitude of de voltage that when applied between the op amp input terminais, with appropriate polarity, reduces the dc offset voltage at the output to zero.
- The effect of $V_{\alpha \beta}$ on performance can be evaluated by including in the analysis a de source V_{os} in series with the op-amp positive input lead. For both the inverting and the noninverting configurations, V_{ijk} results in a dc offset voltage at the output of $V_{OS}(1 + R_2/R_1)$.
- Capacitively coupling an op amp reduces the dc offset. voltage at the output considerably.
- The average of the two dc currents, I_{g_1} and I_{g_2} , that flow in the input terminals of the op amp, is called the input bias current, I_n . In a closed-loop amplifier, I_n gives rise to a deoffset voltage at the output of magnitude I_nR_2 . This voltage can be reduced to $I_{in}R_i$ by connecting a resistance in series with the positive input terminal equal to the total de re-Sistance seen by the negative input terminal, I_{ex} is the input offset current, that is, $I_{OS} = |I_{R1} - I_{R2}|$.

- Connecting a large resistance in parallel with the capacitor of an op-amp inverting integrator prevents op amp saturation (due to the effect of V_{OS} and I_R).
- For most internally compensated op amps, the open-loop gain falls off with frequency at a rate of -20 dB decade, reaching unity at a frequency f_i (the unity-gain bandwidth). Frequency f_i is also known as the gain-bandwidth product of the op amp $f_i = A_0 f_b$, where A_0 is the de gain, and f_b is the 3-dB frequency of the open-loop gain. At any frequency $f(f \ge f_b)$, the op-amp gain $|A| = f_i/f$.
- For both the inverting and the noninverting closed-loop configurations, the 3-dB frequency is equal to I + R R

- The maximum rate at which the op-amp output voltage can change is called the slew rate. The slew rate, SR, is usually specified in V/µs. Op-amp slewing can result in nonlinear distortion of output signal waveforms.
- The full-power bandwidth, $f_{\rm ar}$ is the maximum frequency at which an output sinusoid with an amplitude equal to the op-amp rated output voltage ($V_{\rm const.}$) can be produced without distortion: $f_{\rm sy} = {\rm SR}/{2\pi V_{\rm omax.}}$

PROBLEMS

Computer Simulation Problems

Problems identified by this icon are intended to demonstrate the value of using SPICE simulation to verify hand analysis and design, and to investigate important issues such as allowable signal swing and amplifier nonlinear distortion. Instructions to assist in setting up PSpice and Multism simulations for all the indicated problems can be found in the corresponding files on the disc. Note that if a particular parameter value is not specified in the problem statement, you are to make a reasonable assumption. * difficult problem; ** more difficult, *** very challenging and/or time-consuming; D: design problem.

Section 2.1: The Ideal Op Amp

- 2.1 What is the minimum number of pins required for a socalled dual-op-amp IC package, one containing two op amps? What is the number of pins required for a so-called quad-op-amp package, one containing four op-amps?
- **2.2** The circuit of Fig. P2.2 uses an op amp that is ideal except for having a finite gain A. Measurements indicate $v_c = 4.0 \text{ V}$ when $v_t = 2.0 \text{ V}$. What is the op-amp gain A?
- 2.3 Measurement of a circuit incorporating what is thought to be an ideal op amp shows the voltage at the op-amp output to be -2.000 V and that at the negative input to be -1.000 V. For the amplifier to be ideal, what would you expect the voltage at the positive input to be? If the measured voltage at the positive input is -1.010 V, what is likely to be the actual gain of the amplifier?




Figure P2.2

2.4 A set of experiments is run on an op amp that is ideal except for having a finite gain A. The results are tabulated below. Are the results consistent? If not, are they reasonable, in view of the possibility of experimental error? What do they show the gain to be? Using this value, predict values of the measurements that were accidentally omitted (the blank entries).

Experiment #	213	v_2	v _o
1	0.00	0.00	0.00
2	(10	, 0()	0.00
3		1 (9)	1.00
4	100	(10	10.1
5	211	2 (4)	(1.94)
6	1 99	200] (16)
7	5 16		5 (0)

- 2.5 Refer to Exercise 2.3. This problem expiores an alternative internal structure for the op amp. In particular, we wish to model the internal structure of a particular op amp using two transconductance amplifiers and one transresistance amplifier. Suggest an appropriate topology. For equal transconductances G_m and a transresistance R_m , find an expression for the open-loop gain A. For $G_m = 10 \text{ mA/V}$ and $R_m = 2 \times 10^{\circ} \Omega$, what value of A results?
- 2.6 The two wires leading from the output terminals of a transducer pick up an interference signal that is a 60-Hz, 1-V sinusoid. The output signal of the transducer is sinusoidal of 10-mV amplitude and 1000-Hz frequency. Give expressions for $v_{\rm em}$, $v_{\rm o}$ and the total signal between each wire and the system ground.
- 2.7 Non deal (i.e., real) operational amplifiers respond to both the differential and common-mode components of their input signals (refer to Fig. 2.4 for signal representation). Thus the output voltage of the op amp can be expressed as

$$\psi_{\mathcal{O}} = A_{\mathcal{J}} \psi_{ld} + A_{lm} \psi_{l_{l},m}$$

where A_d is the differential gain (referred to simply as A in the text) and A_{cm} is the common-mode gain (assumed to be zero in the text). The op-amp's effectiveness in rejecting common-mode signals is measured by its CMRR, defined as

$$CMRR = 20 \log \left| \frac{A_d}{\ell_{cm}} \right|$$

Consider an op amp whose internal structure is of the type shown in Fig. E2.3 except for a mismatch ΔG_m between the transconductances of the two channels; that is,


$$G_{m1} = G_m - \frac{1}{2}\Delta G_m$$


$$G_{m2} = G_m + \Delta G_m$$


Find expressions for A_a , A_{cm} , and CMRR, If A_d is 80 dB and the two transconductances are matched to within 0.1% of each other, calculate A_{cm} and CMRR.

Section 2.2: The Inverting Configuration

- 2.8 Assuming ideal op amps, find the voltage gain v_0/v_0 and input resistance R_{ij} of each of the circuits in Fig. P2.8.
- 2.9 A particular inverting circuit uses an ideal op amp and two 10-k Ω resistors. What closed-loop gain would you expect? If a dc voltage of ± 1.00 V is applied at the input, what output result? If the 10-k Ω resistors are said to be "1% resistors," having values somewhere in the range (1 \pm 0.01) times the nominal value, what range of outputs would you expect to actually measure for an input of precisely 1.00 V?
- 2.10 You are provided with an ideal op amp and three 10-kΩ resistors. Using series and parallel resistor combinations, how many different inverting-amplifier circuit topologies are possible? What is the largest (noninfinite) available voltage










Figure P2.8

gain? What is the smallest (nonzero) available gain? What are the input resistances in these two cases?

2.11 For ideal op amps operating with the following feedback networks in the inverting configuration, what closed-loop gain results?

- (a) $R_1 = 10 \text{ k}\Omega$, $R_2 = 10 \text{ k}\Omega$
- (b) $R_1 = 10 \text{ k}\Omega$, $R_2 = 100 \text{ k}\Omega$
- (e) $R_1 = 10 \text{ k}\Omega$, $R_2 = 1 \text{ k}\Omega$
- (d) $R_1 = 100 \text{ k}\Omega$, $R_2 = 10 \text{ M}\Omega$
- (e) $R_1 = 100 \text{ k}\Omega$, $R_2 = 1 \text{ M}\Omega$

D 2.12 Given an ideal op amp, what are the values of the resistors R_1 and R_2 to be used to design amplifiers with the closed-loop gains listed below? In your designs, use at least one $10\text{-k}\Omega$ resistor and another equal or larger resistor.


- (a) -1 V/V
- (b) -2 V/V
- (c) -0 5 V/V
- (d) -100 V/V

D 2.13 Design an inverting op-amp circuit for which the gain is -4 V/V and the total resistance used is $100 \text{ k}\Omega$

D 2.14 Using the circuit of Fig. 2.5 and assuming an ideal op amp, design an inverting amplifier with a gain of 26 dB having the largest possible input resistance under the constraint of having to use resistors no larger than 1 M Ω . What is the input resistance of your design?

2.15 An ideal op amp is connected as shown in Fig. 2.5 with $R_i = 10 \text{ k}\Omega$ and $R_2 = 100 \text{ k}\Omega$. A symmetrical squarewave signal with levels of 0 V and 1 V is applied at the input. Sketch and clearly label the waveform of the resulting output voltage. What is its average value? What is its highest value? What is its lowest value?

2.16 For the circuit in Fig. P2.16, assuming an ideal op amp, find the currents through all branches and the voltages at all nodes. Since the current supplied by the op amp is greater than the current drawn from the input signal source, where does the additional current come from?



2.17 An inverting op-amp circuit is fabricated with the resistors R_1 and R_2 having x% tolerance (i.e., the value of each resistance can deviate from the nominal value by as much as $\pm x\%$). What is the tolerance on the realized closed-loop gain? Assume the op amp to be ideal. If the nominal closed-loop gain is -100 V/V and x=1, what is the range of gain values expected from such a circuit?

2.18 An ideal op amp with 5-k Ω and 15-k Ω resistors is used to create a +5-V supply from a -15-V reference. Sketch the circuit. What are the voltages at the ends of the 5-k Ω resistor? If these resistors are so-called 1% resistors, whose actual values are the range bounded by the nominal value $\pm 1\%$, what are the limits of the output voltage produced? If the -15-V supply can also vary by $\pm 1\%$, what is the range of the output voltages that might be found?

2.19 An inverting op-amp circuit for which the required gain is -50 V/V uses an op amp whose open-loop gain is only 300 V/V. If the larger resistor used is $100 \text{ k}\Omega$, to what must the smaller be adjusted? With what resistor must a $2\text{-k}\Omega$ resistor connected to the input be shunted to achieve this goal? (Note that a resistor R_o is said to be shunted by resistor R_o when R_o is placed in parallel with R_o)

D 2.20 (a) Design an inverting amplifier with a closed-loop gain of -100 V/V and an input resistance of 1 k Ω .

(b) If the op amp is known to have an open-loop gain of 2000 V/V, what do you expect the closed-loop gain of your circuit to be (assuming the resistors have precise values)?

(c) Give the value of a resistor you can place in parallel (shunt) with R_1 to restore the closed-loop gain to its nominal value. Use the closest standard 1% resistor value (see Appendix H).

2.21 An op amp with an open-loop gain of 2000 V/V is used in the inverting configuration. If in this application the output voltage ranges from -10 V to +10 V, what is the maximum voltage by which the "virtual ground node" departs from its ideal value?

2.22 The circuit in Fig. P2.22 is frequently used to provide an output voltage v_0 proportional to an input signal current i_0 .




Figure P2.22

Derive expressions for the transresistance $R_m = v_o/i_e$ and the input resistance $R_i = v_i/i_e$ for the following cases.

- (a) A is infinite
- (b) A is finite.
- 2 23 Show that for the inverting amplifier if the op-amp gain is A, the input resistance is given by

$$R_n = R \rightarrow \frac{R}{1+1}$$

- *2.24 For an inverting amplifier with nominal closed-loop gain R_2/R_1 , find the minimum value that the op-amp open-loop gain A must have (in terms of R_2/R_1) so that the gain error is limited to 0.1%, 1%, and 10%. In each case find the value of a resistor R_{to} such that when it is placed in shunt with R_t , the gain is restored to its nominal value.
- *2.25 Figure P2.25 shows an op amp that is ideal except for having a finite open-loop gain and is used to realize an inverting amplifier whose gain has a nominal magnitude $G = R_2/R_1$. To compensate for the gain reduction due to the finite A, a resistor R_1 is shunted across R_1 . Show that perfect compensation is achieved when R_1 is selected according to

Figure P2 25

***D 2.26** (a) Use Eq. (2.5) to obtain the amplifier open-loop gain A required to realize a specified closed-loop gain $(G_{\text{normal}} = -R_2/R_1)$ within a specified gain error ϵ .

$$\varepsilon = \frac{|G - G|_{\text{summa}}}{|G|}$$

- (b) Design an inverting amplifer for a nominal closed-loop gain of -100, an input resistance of 2 kt2, and a gain error of $\le 10\%$. Specify R_1 , R_2 , and the minimum A required.
- *2.27 (a) Use Eq. (2.5) to show that a reduction ΔA in the opamp gain A gives rise to a reduction $\Delta |G|$ in the magnitude of the closed-loop gain G with $\Delta |G|$ and ΔA related by

$$\frac{\Delta |G/|G|}{\Delta A/A} = \frac{1 + R_2/R_1}{A}$$

- (b) If in a closed-loop amplifier with a nominal gain (i.e., R_2/R_1) of 100, A decreases by 50%, what is the minimum nominal A required to limit the percentage change in |G| to 0.5%?
- **2.28** Consider the circuit in Fig. 2.8 with $R_1 = R_2 = R_4 = 1 \text{ M}\Omega$, and assume the op amp to be ideal. Find values for R_1 to obtain the following gains:
- (a) 200 V/V
- (b) -20 V/V
- (c) -2 V/V
- D 2.29 An inverting op-amp circuit using an ideal op amp must be designed to have a gain of -1000 V/V using resistors no larger than 100 $k\Omega$
- (a) For the simple two-resistor circuit, what input resistance would result?
- (b) If the circuit in Fig. 2.8 is used with three resistors of maximum value, what input resistance results? What is the value of the smallest resistor needed?
- 2.30 The inverting circuit with the T network in the feedback is redrawn in Fig. P2.30 in a way that emphasizes the observation that R_2 and R_3 in effect are in parallel (because the ideal op amp forces a virtual ground at the inverting input terminal). Use this observation to derive an expression for the gain (v_0/v_l) by first finding (v_x/v_l) and (v_0/v_x) . For the latter use the voltage-divider rule applied to R_4 and $|R_3| |R_3|$.




Figure P2.30

- *2.31 The circuit in Fig. P2.31 can be considered to be an extension of the circuit in Fig. 2.8.
- (a) Find the resistances looking into node 1, R_1 ; node 2. R_2 ; node 3, R_3 ; and node 4, R_4 .
- (b) Find the currents l_1 , l_2 , l_3 , and l_4 , in terms of the input
- (c) Find the voltages at nodes 1, 2, 3, and 4, that is, V_1 , V_2 , V_3 , and V_4 in terms of (IR).




Figure P2.31

- 2.32 The circuit in Fig. P2.32 utilizes an ideal op amp.
- (a) I $\operatorname{nd} I_1$, I_2 , I_3 , I_4 , and V_a .
- (b) If V_0 is not to be lower than +13 V_0 find the maximum allowed value for R_{C_0}
- (c) If R_i is varied in the range 100 Ω to 1 k Ω , what is the corresponding change in I_i and in V_i ?




Figure P2 32

- 2.33 Use the circuit in Fig. P2.32 as an inspiration to design a circuit that supplies a constant current I of 3.1 mA to a variable resistance R_L . Assume the availability of a 1.5 V battery and design so that the current drawn from the battery is 0.1 mA. For the smallest resistance in the circuit, use 500 Ω . If the op amp saturates at ± 12 V, what is the maximum value that R_L can have while the current-source supplying it operates properly?
- **D 2.34** Assuming the op amp to be ideal, it is required to design the circuit shown in Fig. P2.34 to implement a current ampufier with gain $i_L/i_I=10~{\rm A/A}$
- (a) I and the required value for R.
- (b) What are the input and the output resistance of this current amplifier?

- (c) If $R_t = 1 \text{ k}\Omega$ and the op amp operates in an ideal manner as long as v_0 is in the range $\pm 12 \text{ V}$, what range of t_t is possible?
- (d) If the amplifier is fed with a current source having a current of 0.2 mA and a source resistance of $10 \text{ k}\Omega$, find i,




Figure P2.34

D 2.35 Design the circuit shown in Fig. P2.35 to have an input resistance of 100 kΩ and a gain that can be varied




Figure P2.35

from $\sim 1 \text{ V/V}$ to -10 V/V using the $10\text{-k}\Omega$ potentiometer R_1 . What voltage gain results when the potentiometer is set exactly at its middle value?

2.36 A weighted summer circuit using an ideal op amp has three inputs using 100-k Ω resistors and a feedback resistor of 50 k Ω . A signal v_i is connected to two of the inputs while a signal v_j is connected to the third. Express v_0 in terms of v_i and v_2 . If $v_i = 2 \text{ V}$ and $v_3 = -2 \text{ V}$, what is v_0 ?

D 2.37 Design an op amp circuit to provide an output $v_0 = -[2v_1 + (v_2/2)]$. Choose relatively low values of resistors but ones for which the input current (from each input signal source) does not exceed 0.1 mA for 1-V input signals

D 2.38 Use the scheme illustrated in Fig. 2.10 to design an op-amp circuit with inputs v_1 , v_2 , and v_3 , whose output is $v_0 = -(2v_1 + 4v_2 + 8v_3)$ using small resistors but no smaller than $10 \text{ k}\Omega$

D 2.39 An ideal op amp is connected in the weighted summer configuration of Fig. 2.10. The feedback resistor $R_i = 10 \text{ k}\Omega$, and six $10\text{-k}\Omega$ resistors are connected to the inverting input terminal of the op amp. Show, by sketching the various circuit configurations, how this basic circuit can be used to implement the following functions:

(a)
$$v_O = -(v_1 + 2v_2 + 3v_3)$$

(b)
$$v_0 = -(v_1 + v_2 + 2v_3 + 2v_4)$$

(c)
$$v_O = -(v_1 + 5v_2)$$

(d)
$$v_0 = -6v_1$$

In each case find the input resistance seen by each of the signal sources supplying v_1, v_2, v_4 , and v_4 . Suggest at least two additional summing functions that you can realize with this circuit. How would you realize a summing coefficient that is 0.5?

D 2.40 Give a circuit, complete with component values, for a weighted summer that shifts the de level of a sine-wave signal of 3 sin(ωt) V from zero to -3 V. Assume that in addition to the sine-wave signal you have a de reference voltage of 1.5 V available. Sketch the output signal waveform.

D 2.41 Use two ideal op amps and resistors to implement the summing function

$$v_0 = v + 2v_2 - 3v_3 - 4v_4$$

D *2.42 In an instrumentation system, there is a need to take the difference between two signals, one of $v_1 = 2\sin(2\pi \times 60t) + 0.01\sin(2\pi \times 1000t)$ volts and another of $v_1 = 2\sin(2\pi \times 60t) + 0.01\sin(2\pi \times 1000t)$ volts. Draw a circuit that finds the required difference using two opamps and mainly $100\text{-k}\Omega$ resistors. Since it is destrable to amplify the 1000-Hz component in the process, arrange to provide an overall gain of 100 as well. The opamps

available are ideal except that their output voltage swing is limited to ±.0 V.

*2.43 Figure P2 43 shows a circuit for a digital-to-analog convener (DAC). The circuit accepts a 4-bit input binary word $a_1a_2a_1a_0$, where a_0 , a_1 , a_2 , and a_1 take the values of 0 or 1, and it provides an analog output voltage u_0 proportional to the value of the digital input. Each of the bits of the input word controls the correspondingly numbered switch. For instance, if a_1 is 0 then switch S_1 connects the 20-k Ω resistor to ground, while if a_2 is 1 then S_2 connects the 20-k Ω resistor to the +5-V power supply. Show that u_0 is given by

$$v_0 = -\frac{R_f}{16}[2^0a_0 + 2^1a_1 + 2^2a_2 + 2^3a_3]$$

where R_i is in kilohms. Find the value of R_i so that v_0 ranges from 0 to -12 volts.




Figure P2.43

Section 2.3: The Noninverting Configuration

D 2.44 Given an ideal op amp to implement designs for the following closed-loop gains, what values of resistors (R_1, R_2) should be used? Where possible, use at least one 10-kΩ resistor as the smallest resistor in your design.

(a) +1 V/V

(b) +2 V/V

(c) +11 V/V

(d) +100 V/V

D 2.45 Design a circuit based on the topology of the non inverting amplifier to obtain a gain of ± 1.5 V/V, using only $10\text{-}k\Omega$ resistors. Note that there are two possibilities. Which of these can be easily converted to have a gain of either ± 1.0 V/V or ± 2.0 V/V simply by short-circuiting a single resistor in each case?

D 2.46 Figure P2.46 shows a circuit for an analog voltmeter of very high input resistance that uses an inexpensive moving-coil meter. The voltmeter measures the voltage V applied between the op amp's positive-input terminal and ground. Assuming that the moving coil produces full-scale deflection when the current passing through it is 100 μ A, find the value of R such that full-scale reading is obtained when V is ± 10 V. Does the meter resistance shown affect the voltmeter calibration?




Figure P2.46

D *2.47 (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by

$$= -\left[\frac{R_r}{R_{N1}}v_{N1} + \frac{R_r}{R_{N2}}v_{N2} + \dots \right]_{p}^{p}$$

$$+ 1 + \frac{R_r}{P} \left[\frac{R_P}{P} v_{N2} - \frac{P}{P} + \dots \right]_{p}^{p}$$

where
$$R_s = R_s$$
, $R_s = \cdots R_{s_s}$ and

$$R_r = R_r \cdot R_{r-1} \cdot \cdot \cdot \cdot \cdot R_r \cdot R_{r_0}$$

(b) Design a circuit to obtain

$$v_n = -3v_{kj} + v_{Pj} + 2v_{Pr}$$

The smallest resistor used should be $10 \, k\Omega$




Figure P2.47

D 2.48 Design a circuit, using one ideal op amp, whose output is $v_0 = v_0 + 3v_0 - 2(v_0 + 3v_0)$. (*Hint*: Use a structure similar to that shown in general form in Fig. P2.47.)

2.49 Derive an expression for the voltage gain, u_0/u_1 , of the circuit in Fig. P2.49




Figure P2.49

2.50 For the circuit in Fig. P2.50, use superposition to find v_0 in terms of the input voltages v_1 and v_2 . Assume an ideal op amp. For

$$v_1 = 10\sin(2\pi \times 60t) - 0.1\sin(2\pi \times 1000t)$$
, volts
 $v_2 = 10\sin(2\pi \times 60t) + 0.1\sin(2\pi \times 1000t)$, volts

find v_o

D 2.51 The circuit shown in Fig. P2.51 utilizes a 10-kΩ percentage and at the gain amplifier. Derive a correspondent to the gain as a function of the potentiometer.




Figure P2.50




Figure P2.51

setting x. Assume the op amp to be ideal. What is the range of gains obtained? Show how to add a fixed resistor so that the gain range can be 1 to 11 V/V. What should the resistor value be?

- D 2.52 Given the availability of resistors of value 1 $k\Omega$ and 10 $k\Omega$ only, design a circuit based on the noninverting configuration to realize a gain of +10 V/V.
- 2.53 It is required to connect a 10-V source with a source resistance of 100 k Ω to a 1-k Ω load. Find the voltage that will appear across the load if.
- (a) The source is connected directly to the load
- (b) A unity-gain op-amp buffer is inserted between the source and the load.

In each case find the load current and the current supplied by the source. Where does the load current come from in case (b)?

2.54 Derive an expression for the gain of the voltage follower of Fig. 2.14, assuming the op amp to be ideal except for having a finite gain A. Calculate the value of the closed-loop gain for A = 1000, 100, and 10. In each case find the percentage error in gain magnitude from the nominal value of unity.

2.55 Complete the following table for feedback amplifiers created using one ideal op amp. Note that R_m signifies input resistance and R_1 and R_2 are feedback-network resistors as labelled in the inverting and noninverting configurations.

Case	Gain	R.	R.	R
.4	-10 V/V	103,0		
Ь	-1 V/V		160 kg	
	-2 V/V			10K K\$2
d	-1 X X			
Ł.	+2 V/V		10 kgz	
İ	+11 V/V			100 kΩ
4	-0.5 V/V	324335		

D 2.56 A noninverting op-amp circuit with nominal gain of 10 V/V uses an op amp with open-loop gain of 50 V/V and a lowest-value resistor of 10 k Ω . What closed-loop gain actually results? With what value resistor can which resistor be shunted to achieve the nominal gain? If in the manufacturing process, an op amp of gain 100 V/V were used, what closed-loop gain would result in each case (the uncompensated one, and the compensated one)?

2.57 Use Eq. (2.11) to show that if the reduction in the closed-loop gain G from the nominal value $G_0 = 1 + R_2/R_1$ is to be kept less than x% of G_0 , then the open-loop gain of the op amp must exceed G_0 by at least a factor F = (100/x) + 1 = 100/x. Find the required F for x = 0.01, 0.1, 1, and 10. Utilize these results to find for each value of x the minimum required open-loop gain to obtain closed-loop gains of 1, 10, 10^2 , 10^3 , and 10^4 V/V.

2.58 For each of the following combinations of op-amp open-loop gain A and nominal closed-loop gain G_0 , calculate the actual closed-loop gain G that is achieved. Also, calculate the percentage by which |G| falls short of the nominal gain magnitude $|G_0|$

Case	G (V/V)	A (V/V)
,t	1	()
15	+ ‡	[1]
	1	1.10
d	÷10	1+
e e	(0	1.10
1	10	1900
2	• 1	`

2.59 figure P. 54 shows a circuit that provides an output voltage t_0 , whose value can be varied by turning the wiper of the 100-k Ω potentiometer. Find the range over which v_0 can be varied. If the potentiometer is a "20-turn" device, find the change in v_0 corresponding to each turn of the pot.




Figure P2.59

Section 2.4: Difference Amplifiers

2.60 Find the voltage gain v_O/v_{IS} for the difference amplifier of Fig. 2.16 for the case $R_1=R_2=10~\mathrm{k}\Omega$ and $R_2=R_4=100~\mathrm{k}\Omega$. What is the differential input resistance R_O ? If the two key resistance ratios (R_1/R_1) and (R_4/R_3) are different from each other by 1%, what do you expect the common-mode gain A_{cm} to be? Also, find the CMRR in this case. Neglect the effect of the ratio mismatch on the value of A_A .

D 2.61 Using the difference amplifier configuration of Fig. 2.16 and assuming an ideal op amp, design the circuit to provide the following differential gains. In each case, the differential input resistance should be $20 \text{ k}\Omega$.

- (a) 1 V/V
- (b) 2 V/V
- (c) 100 V/V
- (d) 0.5 V/V

2.62 For the circuit shown in Fig P2.62, express v_0 as a function of v_1 and v_2 . What is the input resistance seen by v_1 alone? By v_2 alone? By a source connected between the two input terminals? By a source connected to both input terminals simultaneously?

2.63 Consider the difference amplifier of Fig. 2.16 with the two input terminals connected together to an input




Figure P2.62

common-mode signal source. For $R_2/R_1 = R_4/R_3$, show that the input common-mode resistance is $(R_3 + R_4) \parallel (R_1 + R_2)$.

2.64 Consider the circuit of Fig. 2.16, and let each of the v_n and v_n signal sources have a series resistance R_n . What condition must apply in addition to the condition in Eq. (2.15) in order for the amplifier to function as an ideal difference amplifier?

*2.65 For the difference amplifier shown in Fig. P2.62, let all the resistors be $10 \text{ k}\Omega \pm x\%$. Find an expression for the worst-case common-mode gain that results. Evaluate this for x = 0.1, I, and 5. Also, evaluate the resulting CMRR in each case. Neglect the effect of resistor tolerances on A_{ij} .

2.66 For the difference amplifier of Fig. 2.16, show that if each resistor has a tolerance of $\pm 100 \, \varepsilon\%$ (i.e., for, say, a 5% resistor, $\varepsilon = 0.05$) then the worst-case CMRR is given approximately by

$$CMRR \simeq 20 \log \left[\frac{K+1}{4E} \right]$$

where K is the nominal (ideal) value of the ratios (R_2/R_1) and (R_4/R_3) . Calculate the value of worst-case CMRR for an amplifier designed to have a differential gain of ideally 100 V/V, assuming that the op amp is ideal and that 1% resistors are used.

D *2.67 Design the difference amplifier circuit of Fig. 2.16 to realize a differential gain of 100, a differential input resistance of $20 \text{ k}\Omega$, and a minimum CMRR of 80 dB. Assume the op amp to be ideal. Specify both the resistor values and their required tolerance (e.g., better than x%).

*2.68 (a) Find A_a and A_{cm} for the difference amplifier circuit shown in Fig. P2.68

(b) If the op amp is specified to operate properly as long as the common-mode voltage at its positive and negative inputs falls in the range ±2.5 V, what is the corresponding limitation on the range of the input common-mode signal v_{lon} ? (This is known as the common-mode range of the differential amplifier.)

(c) The circuit is modified by connecting a $10\text{-}k\Omega$ resistor between node A and ground, and another $10\text{-}k\Omega$ resistor between node B and ground. What will now be the values of A_a , A_{am} , and the input common-mode range?




Figure P2.68

**2.69 To obtain a high gain, high-input-resistance difference amplifier, the circuit in Fig. P2.69 employs positive feedback, in addition to the negative feedback provided by the resistor R connected from the output to the negative input of the op amp. Specifically, a voltage divider (R_s, R_b) connected across the output feeds a fraction β of the output, that is, a voltage βv_{ob} back to the positive-input terminal of the op amp through a resistor R. Assume that R_s and R_s are much smaller than R so that the current through R is much lower than the current in the voltage divider, with the result that $\beta = R_b \mid (R_5 + R_6)$. Show that the differential gain is given by

$$A_{it} = \frac{v_0}{v_{td}} - \frac{1}{1-\beta}$$

(Hint: Use superposition.)

Design the circuit to obtain a differential gain of 10 V/V and differential input resistance of 2 M Ω . Select values for R, R_{c} , and R_{o} , such that $(R_{5} + R_{6}) \le R/100$.




Figure P2.69

***2.70** Figure P2.70 shows a modified version of the difference amplifier. The modified circuit includes a resistor R, which can be used to vary the gain. Show that the differential voltage gain is given by

$$\left[\frac{n_{i}}{\epsilon_{i}} - 2\frac{R_{i}}{R_{i}} + \frac{P}{K}\right]$$

(Hint The virtual short circuit at the op-amp input causes the current through the R_1 resistors to be $v_{td}/2R_1$.)




Figure P2.70

D *2.71 The circuit shown in Fig P2.71 is a representation of a versatile, commercially available IC, the INA105, manufactured by Burr-Brown and known as a differential amplifier module. It consists of an op amp and precision, laser-trimmed, metal-film resistors. The circuit can be configured for a variety of applications by the appropriate connection of terminals A, B, C, D, and O.

- (a) Show how the circuit can be used to implement a difference amplifier of unity gain
- (b) Show how the circuit can be used to implement single-ended amplifiers with gains:
 - (i) -1 V/V
 - (ii) $\pm 1 \text{ V'V}$
 - (m) $\pm 2 \text{ V/V}$
 - (iv) +1/2 V/V

Avoid leaving a terminal open-circuited, for such a terminal may act as an "antenna," picking up interference and noise




Figure P2.71

through capacitive coupling. Rather, find a convenient node to connect such a terminal in a redundant way. When more than one circuit implementation is possible, comment on the relative ments of each, taking into account such considerations as dependence on component matching and input resistance.

- 2.72 Cons der the instrumentation amplifier of Fig. 2.20(b) with a common-mode input voltage of +2 V (de) and a differential input signal of 80-th V peak sine wave. Let $2R_1 = 2 \text{ k}\Omega$, $R_2 = 50 \text{ k}\Omega$, $R_3 = R_4 = 10 \text{ k}\Omega$. Find the voltage at every node in the circuit.
- 2.73 (a) Consider the instrumentation amplifier circuit of Fig. 2.20(a) If the op samps are ideal except that their outputs saturate at £14 V, in the manner shown in Fig. 1.14, find the maximum a lowed input common mode signal for the case $R_1 = 1 \text{ k}\Omega$ and $R_2 = 100 \text{ k}\Omega$.
- (b) Repeat (a) for the circuit in Fig. 2.20(b), and comment on the difference between the two circuits.
- 2.74 (a) Expressing v_0 and v_0 in terms of differential and common-mode components, find v_0 , and v_{02} in the circuit in Fig. 2.20(a) and hence find their differential component $v_{02} v_{01}$ and their common-mode component $\frac{1}{2}(v_{01} + v_{02})$. Now find the differential gain and the common-mode gain of the first stage of this instrumentation amplifier and hence the CMRR
- (b) Repeat for the circuit in Fig. 2.20(b), and comment on the difference between the two circuits.
- *2.75 For an instrumentation amplifier of the type shown in Fig. 2.20(b), a designer proposes to make $R_1 = R_3 = R_4 = 100 \text{ k}\Omega$, and $2R_1 = 10 \text{ k}\Omega$. For ideal components, what difference-mode gain, common-mode gain, and CMRR result? Reevaluate the worst-case values for these for the situation in which all resistors are specified as $\pm 1\%$ units Repeat the latter analysis for the case in which $2R_1$ is reduced to 1 k Ω . What do you conclude about the effect of the gain of the first stage on CMRR? (Hmt: Eq. (2.19) can be used to evaluate A_1 of the second stage.)
- **D 2.76** Design the instrumentation-amplifier circuit of Fig. 2.20(b) to realize a differential gain, variable in the range 1 to 100, utilizing a 100-k Ω pot as variable resistor. (Hint. Design the second stage for a gain of 0.5.)
- *2.77 The circuit shown in Fig. P2.77 is intended to supply a voltage to floating loads (those for which both terminals are ungrounded) while making greatest possible use of the available power supply
- (a) Assuming ideal op amps, sketch the voltage waveforms at nodes B and C for a 1-V peak-to-peak sine wave applied at A. Also sketch ν_{co}
- (b) What is the voltage gain v_0/v_i ?




Figure P2.77

- (c) Assuming that the op amps operate from ±15-V power supplies and that their output saturates at ±14 V (in the manner shown in Fig. 1.14), what is the largest sine-wave output that can be accommodated? Specify both its peak-to-peak and rms values.
- **2.78** The two circuits in Fig. P2.78 are intended to tunction as voltage-to-current converters; that is, they supply the load impedance Z_i with a current proportional to v_i and independent of the value of Z_i . Show that this is indeed the case, and find for each circuit i_0 as a function of v_i . Comment on the differences between the two circuits.

Section 2.5: Integrators and Differentiators

- 2.79 A Miller integrator incorporates an ideal op amp, a resistor R of 100 k Ω , and a capacitor C of 1 nF. A sine-wave signal is applied to its input.
- (a) At what frequency (in Hz) are the input and output signals equal in amplitude?
- (b) At that frequency, how does the phase of the output sine wave relate to that of the input?
- (c) If the frequency is lowered by a factor of 10 from that found in (a), by what factor does the output voltage change, and in what direction (smaller or larger)?
- (d) What is the phase relation between the input and output in situation (c)?
- **D 2.80** Design a Miller integrator with a time constant of 0.1 s and an input resistance of 100 k Ω . A de voltage of -1 volt is applied at the input at time 0, at which moment $v_0 = -10 \text{ V}$. How long does it take the output to reach 0 V? +10 V°




Figure P2.78

2.81 An op amp-based inverting integrator is measured at 1 kHz to have a voltage gain of -100 V/V. At what frequency is its gain reduced to -1 V/V? What is the integrator time constant?

D 2.82 Design a Miller integrator that has a unity-gain frequency of 1 krad/s and an input resistance of $100 \text{ k}\Omega$. Sketch the output you would expect for the situation in which, with output initially at 0 V, a 2-V, 2-ms pulse is applied to the input. Characterize the output that results when a sine wave 2 sin 1000t is applied to the input.

D 2.83 Design a Miller integrator whose input resistance is 20 kt2 and unity-gain frequency is 10 kHz. What components are needed? For long-term stability, a feedback resistor is introduced across the capacitor, limits the de gain to 40 dB. What is its value? What is the associated lower 3-dB frequency? Sketch and label the output that results with a 0.1-ms, 1-V positive-input pulse (initially at 0 V) with (a) no de stabilization (but with the output initially at 0 V) and (b) the feedback resistor connected.

*2.84 A Miller integrator whose input and output voltages are initially zero and whose time constant is 1 ms is driven by the signal shown in Fig. P2.84. Sketch and label the output waveform that results. Indicate what happens if the input levels are ±2 V, with the time constant the same (1 ms) and with the time constant raised to 2 ms.

2.85 Consider a Miller integrator having a time constant of 1 ms and an output that is initially zero, when fed with a atring of pulses of 10-µs duration and 1-V amplitude rising from 0 V (see Fig. P2.85). Sketch and label the output wave




Figure P2.84




Figure P2 85

form resulting. How many pulses are required for an output voltage change of 1 V?

D 2.86 Figure P2 to shows a circuit that performs a low-pass S1C function. Such a circuit is known as a first order, low-pass delate tiller. Derive the transfer function and show that the dc gain is $(-R_2/R_1)$ and the 3-dB frequency $\omega_0 = 1/4 R_2$. Design the circuit to obtain an input resistance of $10 \, \mathrm{k}\Omega$, a dc gain of 20 dB and a 3-dB frequency of $10 \, \mathrm{k}\Omega$. At what frequency does the magnitude of the transfer function reduce to unity?




Figure P2 86

- 2.87 Show that a Miller integrator implemented with an opamp with open-loop gain A_0 has a low-pass STC transfer function. What is the pole frequency of the STC function? How does this compare with the pole frequency of the ideal integrator? If an ideal Miller integrator is fed with a -1-V pulse signal with a width T = CR, what will the output voltage be at t = T? Assume that at t = 0, $v_0 = 0$. Repeat for an integrator with an opamp having $A_0 = 1000$.
- 2.88 A differentiator utilizes an ideal op amp, a $10\text{-}k\Omega$ resistor, and a $0.01\text{-}\mu\text{F}$ capacitor. What is the frequency f_0 (in Hz) at which its input and output sine-wave signals have equal magnitude? What is the output signal for a 1-V peak-to-peak sine-wave input with frequency equal to $10f_0$?
- **2.89** An op-amp differentiator with 1-ms time constant is driven by the rate-controlled step shown in Fig. P2 89. Assuming v_0 to be zero initially, sketch and label its waveform.




Figure P2.89

- 2.90 An op-amp differentiator, employing the circuit shown in Fig. 2.27(a) has $R = 10 \text{ k}\Omega$ and $C = 0.1 \text{ µ}\Gamma$. When a triangle wave of +1 V peak amplitude at 1 kHz is applied to the inpit, what form of output results? What is its frequency? What is its peak amplitude? What is its average value? What value of R is needed to cause the output to have a 10-V peak amplitude?
- 2.91 Use an ideal op amp to design a differentiation circuit for which the time constant is 10⁻³ s using a 10-nF capacitor. What are the gains and phase shifts found for this circuit at one-tenth and 10 times the unity-gain frequency? A series input resistor is added to limit the gain magnitude at high frequencies to 100 V/V. What is the associated 3-dB frequency? What gain and phase shift result at 10 times the unity-gain frequency?
- **D 2.92** Figure P2.92 shows a circuit that performs the high-pass, single-time-constant function. Such a circuit is known as a first-order high-pass active filter. Derive the transfer function and show that the high-frequency gain is $(-R_2/R_1)$ and the 3-dB frequency $\omega_0 = 1/CR_1$. Design the circuit to obtain a high-frequency input resistance of 10 ki2, a high-frequency gain of 40 dB, and a 3-dB frequency of 500 Hz. At what frequency does the magnitude of the transfer function reduce to unity?




Figure P2.92

D **2.93 Derive the transfer function of the circuit in Fig P2.93 (for an ideal op amp) and show that it can be written in the form

$$\frac{V_o}{V_i} = \frac{-R_2/R_1}{[1 + (\omega_1/j\omega)][1 + j(\omega/\omega_2)]}$$

where $\omega_1 = 1/C_1R_1$ and $\omega_2 = 1/C_2R_2$. Assuming that the circuit is designed such that $\omega_2 \gg \omega_1$, find approximate expressions for the transfer function in the following frequency regions.

- (a) @ ≪ @
- (b) ω, < ω < ω.
- (0) $m \ge m$




Figure P2.93

Use these approximations to sketch a Bode plot for the magnitude response. Observe that the circuit performs as an amplifier whose gain rolls off at the low-frequency end in the manner of a high-pass STC network, and at the high-frequency end in the manner of a low-pass STC network. Design the circuit to provide a gain of 40 dB in the "middle frequency range," a low-frequency 3-dB point at 100 Hz, a high-frequency 3-dB point at 100 kHz, and an input resistance (at $\omega > \omega_1$) of 1 kΩ2.

Section 2.6: DC Imperfections

- 2.94 An op amp wired in the inverting configuration with the input grounded, having $R_2 = 100 \text{ k}\Omega$ and $R_1 = 1 \text{ k}\Omega$, has an output de voltage of -0.4 V. If the input bias current is known to be very small, find the input offset voltage.
- 2 95 A noninverting amplifier with a gain of 200 uses an op amp having an input offset voltage of ± 2 mV. Find the output when the input is 0.01 sin ωt , volts.
- 2.96 A noninverting amplifier with a closed-loop gain of 1000 is designed using an op amp having an input offset voltage of 5 mV and output saturation levels of ±13 V. What is the maximum amplitude of the sine wave that can be applied at the input without the output clipping? If the amplifier is capacitively coupled in the manner indicated in Fig. 2.36, what would the maximum possible amplitude be?
- 2.97 An op amp connected in a closed-loop inverting configuration having a gain of 1000 V/V and using relatively small-valued resistors is measured with input grounded to have a dc output voltage of -1.4 V. What is its input offset voltage? Prepare an offset-voltage-source sketch resembling that in Fig. 2.28. Be careful of polarities
- 2.98 A particular inverting amplifier with nominal gain of -100 V/V uses an imperfect op amp in conjunction with $100\text{-}k\Omega$ and $10\text{-}M\Omega$ resistors. The output voltage is found to be +9.31 V when measured with the input open and +9.09 V with the input grounded,

- (a) What is the bias current of this amplifier? In what direction does it flow?
- (b) Estimate the value of the input offset voltage.
- (c) A $10\text{-}M\Omega$ resistor is connected between the positive-input terminal and ground. With the input left floating (disconnected), the output de voltage is measured to be -0.8 V. Estimate the input offset current.
- **D** *2.99 A noninverting amplifier with a gain of +10 V/V using 100 k Ω as the feedback resistor operates from a 5-k Ω source. For an amplifier offset voltage of 0 mV, but with a bias current of 1 μ A and an offset current of 0.1 μ A, what range of outputs would you expect? Indicate where you would add an additional resistor to compensate for the bias currents. What does the range of possible outputs then become? A designer wishes to use this amplifier with a 15-k Ω source. In order to compensate for the bias current in this case, what resistor would you use? And where?
- **D 2.100** The circuit of Fig. 2.36 is used to create an accoupled noninverting amplifier with a gain of 200 V/V using resistors no larger than 100 k Ω . What values of R_1 , R_2 , and R_3 , should be used? For a break frequency due to C_3 at 100 Hz, and that due to C_3 at 10 Hz, what values of C_4 and C_5 are needed?
- *2.101 Consider the difference amplifier circuit in Fig. 2.16. Let $R_1 = R_2 = 10 \text{ k}\Omega$ and $R_2 = R_3 = 1 \text{ M}\Omega$. If the op amp has $V_{ox} = 4 \text{ mV}$, $I_0 = 0.5 \text{ }\mu\text{A}$, and $I_{ox} = 0.1 \text{ }\mu\text{A}$, find the worst-case (largest) do offset voltage at the output.
- *2.102 The circuit shown in Fig. P2.102 uses an op amp having a ± 4 -mV offset. What is its output offset voltage? What does the output offset become with the input ac coupled through a capacitor C? if, instead, a large capacitor is placed in series with 1-k Ω resistor, what does the output offset become?




Figure P2.102

2.103 Using offset-nulling facilities provided for the op amp, a closed-loop amplifier with gain of +1000 is adjusted

the nput of set voltage drift of the op amp is specified to be 10...\\cappa^c\

2.104 An op amp is connected in a closed loop with gain of +100 utilizing a feedback resistor of 1 MΩ

- (a) If the input bias current is 100 nA, what output voltage results with the input grounded?
- (b) If the input offset voltage is ±1 mV and the input bias current as in (a), what is the largest possible output that can be observed with the input grounded.
- (c) If bias-current compensation is used, what is the value of the required resistor? If the offset current is no more than one-tenth the bias current, what is the resulting output offset voltage (due to offset current alone)?
- (d) With bias-current compensation as in (c) in place what is the largest de voltage at the output due to the combined effect of offset voltage and offset current?
- *2.105 An op amp intended for operation with a closed-loop gain of 100 V V uses resistors of 10 k Ω and 1 M Ω with a bias-current-compensation resistor R_1 . What should the value of R_2 be? With input grounded, the output offset voltage is found to be ± 0.21 V. Estimate the input offset current assuming zero input offset voltage. If the input offset voltage can be as large as 1 mV of unknown polarity, what range of offset current is possible?
- 2.106 A Miller integrator with $R = 10 \text{ k}\Omega$ and C = 10 nF is implemented by using an open mp with $I_{ch} = 3 \text{ mV}$, $I_{R} = 0.1 \text{ µA}$, and $I_{ch} = 10 \text{ nA}$. To provide a finite dc gain, a 1-MΩ resistor is connected across the capacitor
- (a) To compensate for the effect of $I_{\rm a}$ a resistor is connected in series with the positive-input terminal of the op-amp. What should its value be?
- (b) With the resistor of (a) in place, find the worst-case de output voltage of the integrator when the input is grounded.

Section 2.7: Effect of Finite Open-Loop Gain and Bandwidth on Circuit Performance

2.307 The data in the following table apply to internally compensated op amps. Fill in the blank entries.

A	f, (Hz)	f (Hz)
F		
	160	7
	11	7
. 0	٠,	

2.108 A measurement of the open-loop gain of an internally compensated op amp at very low frequencies shows it to be 92 dB; at 100 kHz, this shows it is 40 dB. Estimate values for A_0 , f_0 , and f_0 .

2.109 Measurements of the open-loop gain of a compensive operation indicate that the gain is 5.1×10^3 at 100 kHz and 8.3×10^3 at 10 kHz. Estimate its 3-dB frequency, its unity-gain frequency, and its de gain

2.110 Measurements made on the internally compensated amplifiers listed below provide the dc gain and the frequency at which the gain has dropped by 20 dB. For each, what are the 3 dB and unity-gain frequencies?

- (a) $3 \times 10^5 \text{ V/V}$ and $6 \times 10^2 \text{ Hz}$
- (b) 50 × 10° V/V and 10 Hz
- (c) 1500 V V and 0.1 MHz
- (d) 100 V₂V and 0.1 GHz
- (e) 25 V mV and 25 kHz

2.111 An inverting amplifier with nominal gain of -20 V V employs an op amp having a degain of 10^4 and a unity-gain trequency of 10^6 Hz. What is the 3-dB frequency f_{tall} of the closed-loop amplifier? What is its gain at $0.1 f_{\text{tall}}$ and at $10 f_{\text{tall}}$?

2.112 A particular op amp, characterized by a gain-bandwidth product of 10 MHz, is operated with a closed-loop gain of +100 V/V. What 3-dB bandwidth results? At what frequency does the closed-loop amplifier exhibit a -6° phase shift? A -84° phase shift?

2.113 Find the f, required for internally compensated op amps to be used in the implementation of closed-loop amplifiers with the following nominal de gains and 3-dB bandwidths.

- (a) -100 V/V; 100 kHz
- (b) +100 V/V, 100 kHz
- (c) +2 V/V; 10 MHz
- (d) -2 V/V; 10 MHz
- (e) -1000 V/V, 20 kHz
- (f) +1 V/V; 1 MHz
- (g) -1 V/V; 1 MHz

2.114 A noninverting op-amp circuit with a gain of 96 V/V is found to have a 3-dB frequency of 8 kHz. For a particular system application, a bandwidth of 24 kHz is required. What is the highest gain available under these conditions?

2.115 Consider a unity-gain follower utilizing an internally compensated op amp with f. = 1 MHz. What is the 3-dB frequency of the follower? At what frequency is the gain of the follower 1% below its low-frequency magnitude? If the input to the follower is a 1-V step, find the 10% to 90% rise time of the output voltage (Note: The step response of STC low-pass networks is discussed in Appendix E.)

D-2.116 It is required to design a noninverting implifier with a de gain of 10. When a step voltage of 100 mV is applied at the input, it is required that the output be within 1% of its final value of 1 V in at most 100 ns. What must the fof the op amp be? (Note: The step response of STC low-pass networks is discussed in Appendix E.)

D*2.117 This problem illustrates the use of cascaded closed-toop amplifiers to obtain an overall bandwidth greater than can be achieved using a single-stage amplifier with the same overall gain.

(a) Show that cascading two identical amplifier stages, each having a low-pass STC frequency response with a 3-dB frequency f_1 , results in an overall amplifier with a 3-dB frequency given by

(h) It is required to design a noninverting amplifier with a degain of 40 dB utilizing a single internally compensated op amp with $f_i = 1$ MHz. What is the 3-dB frequency obtained?

(e) Redesign the amplifier of (b) by cascading two identical noninverting amplifiers each with a de gain of 20 dB. What is the 3-dB frequency of the overall amplifier? Compare this to the value obtained in (b) above.

D **2.118 A designer, wanting to achieve a stable gain of 100 V/V at 5 MHz, considers her choice of amphifier topologies. What unity-gain frequency would a single operational amphifier require to satisfy her need? Unfortunately, the best available amphifier has an f, of 40 MHz. How many such amphifiers connected in a cascade of identical noninverting stages would she need to achieve her goal? What is the 3-dB frequency of each stage she can use? What is the overall 3-dB frequency?

2.119 Consider the use of an op amp with a unity-gain frequency f, in the realization of:

(a) An inverting amplifier with de gain of magnitude K.

(b) A noninverting amplifier with a dc gain of K.

In each case find the 3-dH frequency and the gain-bandwidth product (GBP \equiv [Gain] $\times f_{\rm tin}$). Comment on the results.

*2.120 Consider an inverting summer with two inputs V_0 and V_1 and with $V_0 \approx -(V_1 + 2V_2)$. Find the 3-dB frequency of each of the gain functions V_0 / V_1 and V_0 / V_2 in terms of the open $\rho = 0$ than In each case the other input to the summer can be set to zero—an application of superposition.)

Section 2.8: Large-Signal Operation of Op Amps

2.121 A particular op amp using ±15-V supplies operates linearly for outputs in the range -12 V to +12 V. If used in

an inverting rapialier configuration of gair. 100 what is the rins value of the argest passible sing wave that can be applied at the rotat without output clipping?

2.122 Consider an optamp connected in the inverting configuration to realize a closed loop g in of 100 V. Volumente resistors of 1 kΩ and 100 kΩ. A find resistance R is connected from the output to ground, and a tow-frequency sine wave signal of peak amplitude V_p is applied to the innot 1 ct the optimp be ideal except that its output voltage saturates at 110 V and its output current is limited to the range $\pm 20\,\mathrm{m}$ V.

(a) For $R_i = 1$ kQ, what is the maxim impossible value of V_i while an undistorted output sinusoid is obtained

(b) Repeat (a) for $R_i = 100 \Omega$.

(c) If it is desired to obtain an output sinusoid of 10 V peak amplitude, what minimum watur of R is allowed?

2.123 An op amp having a slew rate of 10 V/µs is to be used in the unity-gain follower configuration, with input pulses that rise from 0 to 5 V. What is the shortest pulse that can be used while ensuring full-amplitude output? For such a pulse, describe the output resulting.

2.124 For operation with 10-V output pulses with the requirement that the sum of the rise and fall times represent only 20% of the pulse width (at half amplitude), what is the slew-rate requirement for an op amp to handle pulses 2 µs wide? (Note: The rise and fall times of a pulse signal are usually measured between the 10%- and 90%-height points.)

2.125 What is the highest frequency of a triangle wave of 20-V peak to-peak amplitude that can be reproduced by an op-amp whose slew rate is 10 V/µs? For a sine wave of the same frequency, what is the triaximum amplitude of output signal that remains undistorted?

2.126 For an amplifier having a slew rate of 60 V/µs, what is the highest frequency at which a 20-V peak-to-peak sine wave can be produced at the output?

D *2.127 In designing with op amps one has to check the limitations on the voltage and frequency ranges of operation of the closed-loop amplifier, imposed by the op-amp finite bandwidth (f_i), slew rate (SR), and output saturation ($V_{\rm onac}$). This problem illustrates the point by considering the use of an op amp with $f_i = 2$ MHz, SR = 1 V/ μ s, and $V_{\rm onac} = 10$ V in the design of a nonminating amplifier with a commatigatin of 10. Assume a sine-wave input with peak amplitude V_i

(a) If $V_i = 0.5$ V, what is the maximum frequency before the output distorts?

(b) If f = 20 kHz, what is the maximum value of V_i before the output distorts"

(c) If $V_i = 50$ mV, what is the useful frequency range of operation?

(d) If f = 5 kHz, what is the useful input voltage range?

CHAPTER 3

Semiconductors

Introduction 125

- 3.1 Intrinsic Semiconductors 126
- 3.2 Doped Semiconductors 129
- 3.3 Current Flow in Semiconductors 132
- 3.4 The pn Junction with Open-Circuit Terminals (Equilibrium) 138
- 3.5 The pn Junction with Applied Voltage 145
- 3.6 Capacitive Effects in the pn Junction 154

Summary 157

Problems 159

IN THIS CHAPTER YOU WILL LEARN

- 1. The basic properties of semiconductors and in particular silicon, which is the material used to make most of today s electronic circuits
- 2. How doping a pure silicon crystal dramatically changes its electrical conductivity, which is the fundamental idea underlying the use of semiconductors in the implementation of electronic devices.
- 3. The two mechanisms by which current flows in semiconductors drift and diffusion of charge carriers.
- 4 The structure and operation of the pirjunction a basic semiconductor structure that implements the diode and plays a dominant role in transistors

Introduction

Thus far we have deart with electronic circuits, and netably amplifiers, as system building blocks. For instance, in Chapter 2 we learned how to use op amps to design interesting and useful circuits, taking advantage of the terminal characteristics of the op amp and without any knowledge of what is inside the op amp package. Though interesting and motivating, this approach has its limitations. Indeed, to ach eve our goal of preparing the reader to become a proficient circuit designer, we have to go beyond this black-box or system-level abstraction and learn about the basic devices from which electronic circuits are assembled, namely diodes (Chapter 4) and transistors (Chapters 5 and 6). These solid-state devices are made using semiconductor materials, predominantly silicon.

In this chapter, we briefly introduce the properties and physics of semiconductors. The objective is to provide a basis for understanding the physical operation of diodes and transistors in order to enable their effective use in the design of circuits. Although many of the concepts studied in this chapter apply to semiconductor materials in general, our treatment is heavily biased toward silicon, sin ply because it is the material used in the vast majority of microelectromic circuits. To complement the material presented here. Appendix A provides a description of the integrated-circuit fabrication process. As discussed in Appendix A, whether our circuit consists of a single transistor or is an integrated circuit containing more than 2 billion transistors, it is fabricated in a single silicon crystal, which gives rise to the name manolithic circuit. This chapter therefore begins with a study of the crystal structure of semiconductors and introduces the two types of charge carriers available for current conduction elections and holes. The most significant property of semiconductors is that their conductivity can be varied over a very wide range through the introduction of controlled amounts of impurity atoms into the semiconductor crystal in a process called doping. Doped semiconductors are discussed in Section 3.2. This is

followed by the study in Section 3.3 of the two mechanisms for current flow in semiconductors, namely, carrier drift and carrier diffusion

Armed with these basic semiconductor concepts, we spend the remainder of the chapter on the study of an important semiconductor structure, the pn junction. In addition to being essentially a diode, the pn junction is the basic element of the biporar junction transistor (BJT, Chapter 6) and plays an important role in the operation of field-effect transistors (FFTs, Chapter 5).

3.1 Intrinsic Semiconductors

As their name implies semiconductors are materials whose conductivity lies between that of conductors, such as copper, and insurators, such as glass. There are two kinds of semiconductors single element semiconductors, such as germanium and silicon, which are in group IV in the periodic table, and compound semiconductors, such as gallium arsenide, which are formed by combining elements from groups III and V or groups II and V I. Compound semiconductors are useful in special electronic circuit applications as well as in applications that involve light, such as light-emitting diodes (ELDs). Of the two elemental semiconductors, germanium was used in the fabrication of very early transistors (late 1940s, early 1950s). It was quickly supplanted, however, with silicon, on which today's integrated circuit technology is almost entirely based. For this reason, we will deal mostly with silicon devices throughout this book.

A silicon atom has four valence electrons, and thus it requires another four to complete its outermost shell. This is achieved by sharing one of its valence electrons with each of its four neighboring atoms. Each pair of shared electrons forms a **covalent bond**. The result is that a crystal of pure or intrinsic silicon has a regular lattice structure, where the atoms are held in their position by the covalent bonds. Figure 3.1 shows a two dimensional representation of such a structure.

At sufficiently low temperatures, approaching absolute zero (0 K), all the covalent bonds are intact and no electrons are available to conduct electric current. Thus, at such low temperatures, the intrinsic silicon crystal behaves as an insulator.

At room temperature, sufficient thermal energy exists to break some of the covalent bonds, a process known as thermal generation. As shown in Fig. 3.2, when a covalent bond is broken an electron is freed. The free electron can wander away from its parent atom, and it becomes available to conduct electric current if an electric field is applied to the crystal. As the electron leaves its parent atom, it leaves behind a net positive charge, equal to the magnitude of the electron charge. Thus, an electron from a neighboring atom may be attracted to this positive charge, and leaves its parent atom. This action fills up the "hole" that existed in the ionized atom but creates a new hole in the other atom. This process may repeat uself, with the result that we effectively have a positively charged earner or hole, moving through the silicon crystal structure and being available to conduct electric current. The charge of a hole is equal in magnitude to the charge of an electron. We can thus see that as temperature increases, more covalent bonds are broken and electron, hole pairs are generated. The increase in the numbers of free elections and holes results in an increase in the conductivity of silicon.

^{&#}x27;An exception is the subject of gallium arsenide (GaAs) circ cits, which though not covered in this edition of the book. Is studied in some detail it material provided on the text website and on the discompanying the text.




Figure 3.1 Two deness on Lapresent from efficient crystal. The circles represent the circles represent the circles. short alone with +4 indicating its positive charge of +40 which screamized by the charge of the four sale to electrons. Observe how the covarent bonds are formed by sharing of the valence electrons. At 0 K. all bonds are intact and no free electrons are available for current conduction




Figure 3/2. At root, temperature, some of the collection bonds are broken by therm discours ion. I seli-bro ker boral gives rise to a free electron and a hole boil of which become werable for current cotata from

Thermal generation results in free electrons and holes in equal numbers and hence equal concentrations, where concentration refers to the number of charge carriers per arit volume (cm.) The free electrons and holes move randomly through the silicon crystal structure, and in the process some electrons may fill some of the holes. This process, called recombination, results in the disappearance of free elections and holes. The recombination rate is proportional to the number of free electrons and holes, which in turn is determined by the thermal generation rate. The latter is a strong function of temperature. In thermal equilibrium, the recombination rate is equal to the generation rate, and one can conclude that the concentration of free electrons n is equal to the concentration of holes p,

$$n = p = n$$

where n denotes the number of tree electrons and holes in a unit volume (cm³) of intrinsic salicon at a given temperature. Results from semiconductor physics gives n as

$$n_i = BT^{3/2} e^{-E_i/2k^2}$$

where $B \le a$ material-dependent parameter that is $7.3 \times 10^{16} \, \mathrm{cm}^{-3} \, \mathrm{K}^{-3/2}$ for silicon A = a parameter known as the bandgap energy, is 1.12 electron volt (eV) for silicon A = a and A = a botzmann's constant (8.62 × 10 – eV K). It is interesting to know that the bandgap energy A = a is the mirrin am energy required to break a covalert bond and thus generate an electron-hole pair.

Example 3.1

0

Calculate the value of n_i for silicon at room temperature (T = 300 K).

Solution

Substituting the values given above in Eq. (3.1) provides

$$n_i = 7.3 \times 10^{15} (300)^{3/2} e^{-1.12 \cdot (2 \times 8.62 \times 10^{15} \times 300)}$$

= 1.5 × 10¹⁰ carriers/cm³

Although this number seems large, to place it into context note that stheor has 5 + 10 atoms cm. Thus at room temperature only one in about 5 + 10 atoms is included and contributing a free electron and a hole!

Finally it is useful for future purposes to express the product of the hole and free-electron concentration as

$$pn = n^2 (3.3)$$

where for stricon at room temperature $n_i = 1.5 \cdot 10^{\circ}$, cm. As will be seen shortly, this relationship extends to extrinsic or doped silicon as well.

 $^{^{2}}$ Note that $1 \text{ eV} = 1.6 \times 10^{-19} \text{ J}$

3.1 Calculate the intrinsic carrier density n for silicon at T = 50 K and 350 K Ans. 9.6×10^{-17} /cm²; 4.15×10^{11} /cm³

3.2 Doped Semiconductors

The intrinsic stheon crystal ces ribed above has equal concentrations of free electrons and boles, generated by thermal generation. These concent at ors are far too small for silicon to conduct appreciable current at room, emperature. Also, the carrier concentrations and hence the conductivity are strong functions of temperature, not a desirable property in an efectronic device. Fortunately, a method was developed to change the carrier concentration in a semiconductor crystalls ibstantially and in a precisely controlled manner. This process is known as doping, and the resulting silicon is referred to as doped silicon

Dopang involves introducing impurity atoms into the sifteon crystal in sufficient numbers to substantially increase the concentration of either free elections or holes but with little or no change in the crystal properties of silicon. To increase the concentration of free electrons n silicon is doped with an element with a valence of S, such as phosphorus. The resultng doped silic on is then said to be of n type. To increase the concentral or of holes, p, silicon is doped with an element having a valence of 3, such is poror, and the resulting deped silicon is said to be of p type.

Figure 3.3 snows a silicon crystal doped with phosphorus impurity. The Jopant (phosphorus) a'oms replace so ne of the silicon atoms in the crystal structure. Since the phospherus alom has five elections in its outer shell, four of these electro is form covarent londs with the




Figure 3.3. A silicon crystal dop daty a pentavile a element and copinitation do rates a free electron and is thus called a donor. The doped semiconductor becomes n type

0

0

neighboring atoms, and the fifth electron becomes a free electron. Thus each phosphorus atom donates a tree electron to the silicon crystal, and the phosphorus impurity is called a atom donates a tree electron to the silicon crystal, and the phosphorus impurity is called a atom donates a tree electron to the silicon crystal, and the phosphorus it should be clear, though, that no holes are generated by this process. The positive charge associated with the phosphorus atom is a **bound charge** that does not move through the crystal.

If the concentration of donor atoms is N_D , where N_D is usually much greater than n_i , the concentration of free electrons in the n-type silicon will be

$$n_n = N_D \tag{3.4}$$

where the subscript n denotes n-type silicon. Thus n, is determined by the doping concentration and not by temperature. This is not the case, however, for the hole concentration. All the holes in the n-type silicon are those generated by thermal ionization. Their concentration p can be found by noting that the relationship in Eq. (3.3) applies equally well for doped silicon, provided thermal equilibrium is achieved. Thus for n-type silicon.

$$p_n n_n = n_i^2$$

Substituting for n_n from Eq. (3.4), we obtain for p_n

$$p_n = \frac{n_r^2}{N_D} \tag{3.5}$$

Thus p will have the same dependence on temperature as that of n. I mally, we note that in n-type silicon the concentration of free electrons n, will be much larger than that of holes. Hence electrons are said to be the **majority** charge carriers and holes the **minority** charge carriers in n-type silicon.

To obtain p-type silicon in which holes are the majority charge carriers, a trivalent impurity such as boron is used. Figure 3.4 shows a silicon crystal doped with boron. Note that the boron atoms replace some of the silicon atoms in the silicon crystal structure. Since each




Figure 3.4 A silicon crystal doped with a trivalent impurity. Each dopant atom gives rise to a hole and the semicond actor become patyle.

boron atom has three electrons in its outer shell, it accepts an electron from a neighboring atom, this forming covalent bonds. The result is a hole in the neighboring atom and a bound regitive charge at the acceptor (boron) atom. It follows: hat each acceptor atom provides a hate If the acceptor doping concentration $s(V_i)$, where $N_i + n$, the hole concentration becomes

$$p_p \simeq N_A \tag{3.6}$$

where the subscript p denotes p type silicon. Thus, here the majority carriers are loles and their concentration is determined by V. The concentration of minority electrons can be found by using the relationship

$$p_p n_p = n_i^2$$

and substituting for p_n from Eq. (3.6),

$$n_p \simeq \frac{n_t^2}{N_A} \tag{3.7}$$

Thus, the concentration of the minority electrons will have the same temperature dependence as that of n_i^* .

It should be emphasized that a piece of n-type or p-type silicon is electrically neutral, the charge of the majority free carriers (electrons in the n type and holes in the p type silicon) are neutralized by the bound charges associated with the impurity atoms

Example 3.2

Consider an instype silicen for which the dopant concentration V, = 10¹² cm³ Find the electron and hole concentrations at T = 300 K

Solution

The concentration of the majority electrons is

$$n_n \simeq N_D = 10^{17} / \text{cm}^3$$

The concentration of the minority holes is

$$p = \frac{n^2}{N_0}$$

In Example 3.1 we found that at T = 300 K, $n_t = 1.5 \times 10^{10} \text{cm}^3$. Thus,

$$p_n = \frac{\left(1.5 \times 10^{10}\right)^2}{10^{17}}$$

$$= 2.25 \times 10^3 / \text{cm}^3$$

Observe that $n_n \gg n_i$ and that n_n is vastly higher than p_n .

EXERCISES

- 3.2 For the situation in Example 3.2 find the electron and hole concentrations at 350 K. You may use the value of n_i at T = 350 K found in Exercise 3.1.
 Ans. n_n = 10¹⁷/cm³ p_n = 1.72 × 10⁶/cm³
- 3.3 For a silicon crystal doped with boron, what must N_A be if at T = 300 K the electron concentration drops below the intrinsic level by a factor of 10^6 ?

 Ans. $N_A = 1.5 \times 10^{16}$ cm³

3.3 Current Flow in Semiconductors

There are two distinctly different mechanisms for the movement of charge carriers and hence for current flow in semiconductors: drift and diffusion.

3.3.1 Drift Current

When an electrical field F is established in a semiconductor crystal, notes are accelerated in the direction of F, and free electrons are accelerated in the direction opposite to that of F. This situation is illustrated in Fig. 3.5. The holes acquire a velocity $v_{\rm min}$ given by

$$v_{p-dnh} = \mu_p E \tag{3.81}$$

where μ_i is a constant called the **hole mobility**. It represents the degree of ease by which holes move through the silicon crystal in response to the electrical field E. Since velocity has the units of centimeters per second and E has the units of volts per centimeter, we see from Eq. (3.8) that the mobility μ_i must have the units of centimeters squared per v_i it-second (cm²/V·s). For intrinsic silicon $\mu_n = 480$ cm²/V·s.

The free electrons acquire a drift velocity $v_{n,dnft}$ given by

$$\mathbf{O} \qquad \qquad \mathbf{v}_{n-lant} = -\mu_n E \tag{3.9}$$

where the result is negative because the electrons move in the direction opposite to E there μ_{ij} is the electron mobility, which or intrinsic silicon is about 1350 cm. V s. Note that μ_{ij} is about 2.5 times μ_{ij} signifying tratelectrons move with much greater case through the silicon crystal than do holes.




Figure 3.5 An electric field E established in a bar of solicon causes the holes to drift in the direction of E and the free electrons to drift in the of P sate direction. Both the hole and electron deficurents are in the direction of E

Let's now return to the single-crystal sil con bar shown in fig. 3.5. Let the concentration of holes be p and that of free electrons n. We wish to calculate the current component due to the flew of heles. Consider a plane perpendicular to the ordirection. In one second, the hole charge that crosses that plane will be (lap ____) coulombs, where f is the cross-sectional area of the alicon bar and q is the magnitude of electron charge. This then must be the hole component of the drift current flowing through the bar.

$$I_p = Aqpv_{polyth} \tag{3.10}$$

Substituting for v_{p-dnit} from Eq. (3.9), we obtain

$$I_p = Aqp\mu_p E$$

We are usually interested in the current density J, which is the current per unit crosssectional area,

$$J_p = \frac{I_p}{A} = q_p \mu_p E \tag{3.11}$$

Incorrent component due to the drift of free electrons can be found in a similar manner. Note however, that electrons drifting from right to left result in a current component from left to right. This is because of the consention of taking the direction of current flow as the direction of flow of positive charge and apposite to the direction or flow of negative charge. Thus,

$$I_n = -Aqnv_{n,\text{defi}}$$

Substructing for $r = \frac{1}{16}$ from Eq. (3.9), we obtain the current density $\frac{1}{2} = I - f$ as

$$J_n = qn\mu_n E \tag{3.12}$$

The total drift current density can now be found by summing 1, and 1, from Eqs. (3.11) and (3.12),

$$J = J_p + J_n = q(p\mu_p + n\mu_p)E$$
 (3.13)

This relationship can be written as

$$J = \sigma E \tag{3.14}$$

O)

$$J = E/\rho \tag{3.15}$$

where the conductivity or is given by

$$\sigma = q(p\mu_n + n\mu_n) \tag{3.16}$$

and the resistivity p is given by

$$\rho = \frac{1}{\sigma} = \frac{1}{q(p\mu_n + n\mu_n)}$$
 (3.17)

Chserve that Eq. (3.15) is a form of Ohm's law and can be written a terrictely as

$$\rho = \frac{E}{I} \tag{3.18}$$

Thus the units of ρ are ohm-centimeters $\left(\Omega \cdot cm = \frac{V/cm}{\Lambda/cm^2}\right)$.

Example 3.3

Find the resistivity of (a) intrinsic silicon and (b) p-type silicon with $N_A = 10^{16}$ cm³ Use $n_r = 1.5 \times 10^{16}$ /cm³, and assume that for intrinsic silicon $\mu_n = 1350$ cm²/V s and $\mu_p = 480$ cm²/V·s, and for the deped silicon $\mu_n = 1110$ cm²/V·s and $\mu_p = 400$ cm V s (Note that doping results in reduced carrier mobilities).

Solution

(a) For intrinsic silicon,

$$p = n = n_i = 1.5 \times 10^{10} / \text{cm}^3$$

Thus.

$$\rho = \frac{1}{q(p\mu_p + n\mu_n)}$$

$$\rho = \frac{1}{1.6 \times 10^{-19} (1.5 \times 10^{10} \times 480 + 1.5 \times 10^{10} \times 1350)}$$

$$= 2.28 \times 10^{-19} \text{ cm}$$

(b) For the p-type silicon

$$p_p \approx N_A = 10^{16} / \text{cm}^3$$

$$n_p = \frac{n^2}{N_A} = \frac{(1.5 \times 10^{10})^2}{10^{16}} = 2.25 \times 10^4 / \text{cm}^3$$

Thus.

$$\rho = \frac{1}{q(p\mu_p + n\mu_n)}$$

$$= \frac{1}{1.6 \times 10^{-19} (10^{16} \times 400 + 2.25 \times 10^4 \times 1110)}$$

$$= \frac{1}{1.6 \times 10^{-19} \times 10^{16} \times 400} = 1.56 \ \Omega \cdot \text{cm}$$

Observe that the resistivity of the p-type silicon is determined almost entirely by the doping concentration. Also observe that doping the silicon reduces its resistivity by a factor of about 10%, a truly remarkable change.

(3.19)

O


3 4 A uniform bar of n type silicon of 2 µm length has a voltage of 1 V applied across it. If V, - 10' cm and u, 1380 cm V's, find (a) the electron drift velocity, (b) the time it takes an electron to cross the 2 µm length, (c) the drift current de isity, and (d) the drift current in the case the silicon but has a cross sectional area of 0.25 gm. Ans. 675 - 10' cm s. 30 ps. 108 - 10'A cm 27 µA

3.3.2 Diffusion Current

1)

Carrier diffusion occurs when the density of charge carriers in a piece of semiconductor is not uniform. For instance, if by some mechanism the concentration of, say, holes, is made higher in one part of a piece of silicon than in another, then holes will diffuse from the region of high concentration to the region of low concentration. Such a diffusion process is like that observed if one drops a few ink drops in a water-filled tank. The diffusion of charge carriers gives rise to a net flow of charge, or diffusion current.

As an example, consider the bar of silicon shown in Fig. 3.6(a). By some unspecified process, we have arranged to inject holes rate its left side. This continuous hole in ection gives rise to and maintains a hole concentration profile such as that shown in Fig 3 6(b) This profile in turn causes notes to diffuse from left to right along the silicon bar, resulting in a hole clarent in the x-direction. The magnitude of the current at any point is proportional to the slope of the concentration profile or the concentration gradient, at that point,



(b)

Figure 3.6 A bar of silicon (a) into which holes are injected, thus creating the hole concentration profile along the v axis, shown in (b). The holes diffuse in the positive direction of x and give rise to a holediffusion current in the same direction. Note that we are not showing the circuit to which the silicon bar is connected

0

where J_p is the hole-current density (A/cm²), q is the magnitude of electron charge. D is a constant called the diffusion constant or diffusivity of holes; and p(x) is the hole concentration at point x. Note that the gradient (Jp, dx) is negative, resulting in a positive current in the x direction, as should be expected.

In the case of electron diffusion resulting from an electron concentration gradient (see Fig. 3.7), a similar relationship appaies, giving the electron current density.

$$J_n = q D_n \frac{dn(x)}{dx} \tag{3.20}$$

where D_{-} is the diffusion constant or diffusivity of electrons. Observe that a negative (dn/dv) gives rise to a negative current, a result of the convention that the positive direction of current is taken to be that of the flow of positive charge (and opposite to that of the flow of negative charge). For holes and electrons diffusing in intrinsic silicon, typical values for the diffusion constants are $D_n = 12 \text{ cm}^2/\text{s}$ and $D_n = 35 \text{ cm}^2/\text{s}$.

At this point the reader is probably wondering where the diffusion current in the silicon bar in Fig. 3.6(a) goes. A good question as we are not showing how the right side end of the bar is connected to the rest of the circuit. We will address this and related questions in detail in our discussion of the *pn* junction in later sections.




Figure 3.7 If the electron-concentration profile shown is established in a bar of silicon electrons diffuse in the x direction, giving rise to an electron-diffusion current in the negative -x direction

Example 3.4

Consider a bar of silicon in which a hole concentration profile described by

$$p(x) = p_0 e^{-x/L_p}$$

is established. Find the hole-current density at x = 0. Let $p_0 = 10^{16} / \text{cm}^3$ and $L_p = 1 \, \mu\text{m}$. If the cross-sectional area of the bar is $100 \, \mu\text{m}^2$, find the current I_p .

Solution

$$J_{p} = -qD_{p}\frac{dp(x)}{dx}$$
$$= -qD_{p}\frac{d}{dx}[p_{0}e^{-x/L_{p}}]$$

Thus,


$$J_p(0) = q \frac{D_p}{L_p} p_0$$
= 1.6 × 10⁻¹⁹ × $\frac{12}{1 \times 10^{-4}}$ × 10¹⁶
= 192 A/cm²

The current I_n can be found from

$$I_c = J_c \times A$$

= $192 \times 100 \times 10^{-8}$
= $192 \mu A$

3.5 The linear electron-concentration profile shown in Fig. E3.5 has been established in a piece of silicon If $n_0 = 10^{-1}$ cm and $W = 1 \mu m$, find the electron-current density in micro amperes per micron squared (µA µm). If a diffusion current of 1 mA is required what must the cross-sectional area (in a direction perpendicular to the page) be?



Ans. 56 μΑ/μm 18 μm

3 3 3 Relationship between D and μ

A simple but powerful relationship ties the diffusion constant with the mobility,

$$\frac{D_n}{\mu_n} = \frac{D_p}{\mu_p} = V. \tag{3.21}$$

where $V_T = kT q$. The parameter V_T is known as the thermal voltage. At room temperature, $T \simeq 300$ k and $V_T = 25.9$ mV. We will encounter V_T repeatedly throughout this book. The relationship in Eq. (3.21) is known as the Einstein relationship.

0

3.6 Use the Einstein relationship to find D_a and D_r for intrinsic silicon using $\mu_r = 1350 \text{ cm}^2/\text{V} \cdot \text{s}$ and $\mu_p = 480 \text{ cm}^2/\text{V} \cdot \text{s}$.

Ans. 35 cm²/s; 12.4 cm²/s

3.4 The pn Junction with Open-Circuit Terminals (Equilibrium)

Having learned important semiconductor concepts, we are now ready to consider our first practical semiconductor structure—the pn junction. As mentioned previously, the pn junction implements the diode (Chapter 4) and plays the dominant role in the structure and operation of the bipolar junction transistor (BJT). As well, understanding pn junctions is very important to the study of the MOSFET operation (Chapter 5).

3.4.1 Physical Structure

Figure 3.8 shows a simplified physical structure of the pn junction. It consists of p-type semiconductor (e.g., silicon) brought into close contact with an n-type semiconductor material (also silicon). In actual practice, both the p and n regions are part of the same silicon crystal, that is the pn junction is formed within a single silicon crystal by creating regions of different dopings (p and n regions). Appendix A provides a description of the labrication process of integrated circuits including pn junctions. As indicated in Fig. 3.8, external wire connections are made to the p and n regions through metal (aluminum) contacts. If the pn junction is used as a diode, these constitute the diode terminals and are therefore labeled "anode" and "cathode" in keeping with diode terminology.

²This terminology in fact is a carryover from that used with vacuum-tube technology, which was the technology for making diodes and other electronic devices until the invention of the transistor in 1947 cations, and computers but indeed the world'



Figure 3.8. Simplified physical structure of the projection. (Actual geometries are given in Appendix A.) As the prefunction implements the ninction diode, its terminals are labeled anoile and cathode

3.4.2 Operation with Open-Circuit Terminals

rigure 3.9 shows a 7 n unction under open-circuit conditions that is, the external termihals are left open. The "+" signs in the p-type material denote the majority holes. The charge of these holes is neutralized by an equal amount of hound negative charge associited with the acceptor atoms. For simplicity, these bound charges are not shown in the diagram. Also not shown are the mirrority electrons generated in the p-type material by thermal ionization.

In the n-type material the majority electrons are indicated by " " signs. Here also, the bound positive charge, which reutralizes the charge of the majority electrons, is not shown n order to keep the diagram simple. The n-type mater al also contains minority no esigenerated by thermal ionization but not shown in the diagram.

The Diffusion Current l_{α} . Because the concentration of holes is highlightly region and ow in the n region, holes diffuse across the junction from the p side to the n side, similarly, electrons diffuse across the junction from the n side to the p side. These two current components add together to form the diffusion current I_{j} , whose direction is from the p side to the n side, as indicated in Fig. 3.9.

The Depletion Region. The holes that diffuse across the unction into the n region quickly recombine with some of the majority electrons present there and thus disappear from the scene. This recombination process results also in the disappearance of some free electrons 'to n the n-type material. Thus some of the point positive charge will no longer be neutralzed by free electrons, and this charge is said to have been uncovered. Since recombination takes place close to the junction, there will be a region close to the junction that is depicted of the electrons and contains uncovered bound positive charge, as indicated in Fig. 3.9.

The electrons that diffuse across the junction into the p reg or quickly recombine with some of the majority holes there, and thus disappear from the scene. This results also in the disappearance of some majority holes, causing some of the bound negative charge to be incovered (i.e., no longer neutralized by holes). Thus, in the p material close to the june ion, there will be a region depleted of holes and containing uncovered bound negative charge as indicated in Fig. 3.9.

From the above it follows that a carrier-depletion region will exist on both sides of the function, with the n side of this region positively charged and the p side negatively charged This carrier depletion region or, siriply, depletion region is also called the space-charge region. The charges on both sides of the depletion region cause an electric field I to be




Figure 3.9 (a) The proposition with ne applied so traccropen a resited ferm trails (b) The potential distribution along an axis perpendicular to the junction

established across the region in the direction indicated in Fig. 3.9. Hence a potential difference results across the deptet on region, with the n side at a positive voltage relative to the p side, as shown in Fig. 3.9(b). Thus the resulting electric field opposes the diffusion of holes into the n region and electrons into the p region. In fact, the voltage drop across the depletion region acts as a barrier that has to be overcome for holes to diffuse into the n region and electrons to diffuse into the p region. The larger the barrier voltage the smaller the number of carriers that will be able to overcome the barrier and hence the lower the magnitude of diffusion current. Thus it is the appearance of the barrier voltage F that limits the carrier diffusion process. It tohows that the diffusion current F depends strongly on the voltage drop F across the deple tion region.

The Drift Current I_5 and Equilibrium. In addition to the current component I_D due to majority-carrier diffusion, a component due to minority carrier drift exists across the junction. Specifically, some of the thermally generated holes in the n material move toward the junction and reach the edge of the depletion region. There, they experience the electric field in the depletion region, which sweeps them across that region into the p side. Similarly, some of the minority thermally generated electric field in the p-material move to the edge of the depletion region and get swept by the electric field in the depletion region across that region into the p-side. These two current components—electrons moved by drift from p-to n and holes moved by drift from p-to p-add together to form the drift current f-whose direction is from the n-side to the p-side of the praction as indicated in Fig. 3.9. Since the current f-is carried

by thermally generated minerity carriers, its value is strongly dependent on temperature. however, it is independent of the value of the depletion-layer voltage l. This is due to the fact that the differential determined by the nan beret minority carriers that make it to the edge of the depletion region, any minority carriers that manage to get to the edge of the depleton region will be swept across by I irrespective of the value of F or correspondingly, of t

Under open-circuit conditions (Fig. 3.9) no external current exists, thus the two opposite currents across the junction must be equal in magnitude:

$$I_D = I_S$$

This equilibrium condition' is maintained by the harrier voltage I. Thus, it for some reason I. exceeds I, then more bound charge will be uncovered on both's desofthe junction, the depletion faver will widen, and the voltage across it (1) will increase. This in turn causes I to decrease until equilibrium is achieved with I = 1. Or the other hand, if I exceeds I then the amount of uncovered charge will decrease, the depletion layer will name w, and the voltage across it (L) will decrease. This causes L to increase until equilibrium is achieved with $L \sim L$

The Junction Built-in Voltage. With no external voltage applied, the barrier voltage. I across the pu junction can be shown to be given by

$$V_3 = V_T \ln \left(\frac{\Lambda_A N_D}{n_T^*} \right) \tag{3.22}$$

where V_i and V_j are the doping concentrations of the p side and n side of the junction. respectively. Thus I depends both on doping concentrations and on temperature. It is known as the junction built-in voltage. Typically, for silicon at room temperature. It is in the range of 0.6 V to 0.9 V.

When the pn junction terminals are left open-circuited, the voltage measured between them will be zero. That is, the voltage 1 across the depletion region locs not appear between the junction terminals. It is is because of the contact voltages existing at the metalsem conductor pinetions at the terminals, which courter and exactly balance the barrier voltage. If this were not the case, we would have been able to draw energy from the isolate, pri junction, which would clearly violate the principle of conservation or energy

Wigth of and Charge Stored in the Depletion Region Figure 3 10 provides farther illustration of the situation that obtains in the jun junction when the junction is in equilibriant. In Fig. 3.10(a) we show a junction in which N, N, a typical situation in practice. This is berne out by the carrier concentration on both sides of the function, as shown in Fig. 3 10(b) Note that we have denoted the immority carrier concentrations in both sides by a and to with the additional subscript '0' signifying equilibrium (i.e., before external voltages are applied as will be seen in the next section). Observe that the depletion region extends in both the p and κ materials and that equal amounts of charge exist on both sides (Q) and 2 in Fig. 3 (bc) However since usually inequal dopings \ and \ \ are used as in the case illustrated in Fig. 3-10, the wieth of the depletion layer will not be the same on the two sides. Rather, to incover the same amount of charge, the depletion layer will extend deeper into the more lightly deped meterial. Specifically, if we denote the width of the

It tack in equilibrain the equality of drift and diffusion currents upplies not assist the lot of care is baralso to their indicated in perents. In it is the hele ar It current must ectal the tope diffesion current and similarity, the electron drift current mast equal the electron diffusion current

The dense, trop of this termination for commercial others in this chapter of note found in key books coal and with devices, such as that he street non-ind Bennergee usee the reading list in Appendix Co.




Figure 3.10 (a) λ pn junction with the terminals open circuited. (b) Carrier concentrations note that λ , λ (c) The charge stored in both sides of the departion region $Q = |Q_{\rm ob}| = |Q_{\rm ob}|$. (d) The built in

depletion region in the p's de by x_n and in the n side by x_n , we can express the magnitude of the charge on the n side of the junction as

$$|Q_{+}| = qAx_{n}N_{D} \tag{3.23}$$

and that on the p side of the junction as

$$|Q_-| = qAx_pN_A \tag{3.24}$$

where it is the cross sectional area of the junction in the plane perpendicular to the page. The charge equality condition can now be written as

$$qAx_nN_D = qAx_pN_A$$

which can be rearranged to yield

$$\frac{3}{N_D} = \frac{N_A}{N_D} \tag{3.25}$$

in actual practice, it is usual for one side of the junction to be much more heavily disped than the other, with the result that the deplet on region exists almost entirely on one side (the lightly doped side).

The width W of the depletion layer can be shown to be given by

$$H = V_n + V = \frac{2i}{\sqrt{ij}} \frac{1}{V_1} + \frac{1}{V_2} V_1 \tag{3.26}$$

where ε is the electrical permittivity of silicon = 11.7 ε_0 = 11.7 × 8.85 × 10.14 Fem. 1.04 + 10. Fem. Expically B is in the range 0.1 μ m to 1 μ m. Eqs. (3.25) and (3.26) can be used to obtain x_n and x_n in terms of B as

$$x_n = W \frac{\lambda_A}{N_A + N_D} \tag{3.27}$$

$$x_p = W \frac{N_D}{N_A + N_D} \tag{3.28}$$

The charge stored on either side of the depletion region can be expressed in terms of W by utilizing Eqs. (3.23) and (3.27) to obtain

$$Q_{J} = |Q_{*}| = |Q_{*}|$$

$$Q_J = Aq \left(\frac{N_A N_D}{N_A + N_C} \right) W \tag{3.29}$$

Finally, we can substitute for W from Eq. (3.26) to obtain

$$Q_{I} = A \sqrt{2\varepsilon_{I} q \left(\frac{N_{A} N_{D}}{N_{A} + N_{D}}\right)} V_{0}$$
(3.30)

These expressions for Q, will prove useful in subsequent sections.

Example 3.5

Consider a pn junction in equilibrium at room temperature ($I=300~\rm K$) for which the doping concentrations are $N_A=10^{10}~\rm cm^3$ and $N_D=10^{10}~\rm cm^3$ and the cross sectional area $I=10^{10}~\rm cm^3$. Calculate $P_p,\ n_{p0},\ n_n,\ P_{n0},\ V_0,\ W,\ x_n,\ x_p,\ {\rm and}\ Q_J$. Use $n_t=1.5\times 10^{10}/\rm cm^3$.

Solution

$$p_p \approx N_A = 10^{18} \text{ cm}^{-3}$$

$$n_{p0} = \frac{n_t^2}{p_p} = \frac{n_t^2}{N_A} = \frac{(1.5 \times 10^{10})^2}{10^{18}} = 2.25 \times 10^2 \text{ cm}^{-3}$$

$$n_n = N_D = 10^{16} \text{ cm}^{-3}$$

$$p_{n0} = \frac{n_t^2}{n_n} \approx \frac{n_t^2}{N_D} = \frac{(1.5 \times 10^{10})^2}{10^{16}} = 2.25 \times 10^4 \text{ cm}^{-3}$$

To find V_0 we use Eq. (3.22),

$$V_O = V_T \ln \left[\frac{N_A N_D}{n_c^2} \right]$$

where

$$V_T = \frac{kT}{q} = \frac{8.62 \times 10^{-5} \times 300 \text{ (eV)}}{q}$$

= 25.9 × 10⁻³ V

Thus,

$$V_0 = 25.9 \times 10^{-3} \ln \left(\frac{10^{18} \times 10^{16}}{2.25 \times 10^{20}} \right)$$

= 0.814 V

To determine W we use Eq. (3.26):

$$W = \sqrt{\frac{2 \times 1.04 \times 10^{-12}}{1.6 \times 10^{-19}} \left(\frac{1}{10^{18}} + \frac{1}{10^{16}}\right) \times 0.814}$$

= 3.27 \times 10⁻⁵ cm = 0.327 \text{ } \text{m}

To determine x_n and x_p we use Eq. (3.27) and (3.28), respectively:

$$x_n = B \frac{V_1}{V_1 + V_2}$$

$$= 0.327 \frac{10^{15}}{10^{15} + 10^{15}} = 0.324 \ \mu \text{m}$$

$$v_t = B \frac{V_2}{V_1 + V_{tt}}$$

$$= 0.327 \frac{10^{16}}{10^{15} + 10^{15}} = 0.003 \ \mu \text{m}$$

Finally, to determine the charge stored on either side of the depletion region, we use Eq. (3.29)

$$Q_J = 10^{-4} \times 1.6 \times 10^{-19} \left(\frac{10^{18} \times 10^{16}}{10^{18} + 10^{16}} \right) \times 0.327 \times 10^{-4}$$

= 5.18 × 10⁻¹² C = 5.18 pC

3.7 Show that

$$V_0 = \frac{1}{2} \left(\frac{q}{\varepsilon_i} \right) \left(\frac{N_A N_D}{N_A + N_D} \right) W^2$$

3.8 Show that for a pn junction in which the p side is much note leavily doped than the n side, (i.e. $N_{\rm e} = N_{\rm e}$ referred to as a p/n dipide, Eqs. (3.26), (3.27), (3.28), (3.29), and (3.30) can be simplified. fied as follows:

$$W = \sqrt{\frac{2\varepsilon_i}{qN_D}V_0} \tag{3.26'}$$

$$\mathcal{L} \simeq \mathcal{V}$$
(3.27)

$$x_p = (W/(N_A/N_D)) \tag{3.28'}$$

$$Q_J = AqN_D W \tag{3.29'}$$

$$Q_J = A\sqrt{2\varepsilon_i q N_D V_0} \tag{3.30'}$$

3.9. It is the fabric it or of the printer tion in Lyample 3.5. It is recuired to increase the minority carrier concentration in the n region by a factor of 2, what must be done? Ans. Lower N_D by a factor of 2.

3.5 The pn Junction with an Applied Voltage


Having studged the open core juted par junction in detail, we are now ready to apply a devoluage between its two terminals to find its electrical conduction properties. If the voltage is applied so that the p side is made more positive than the n side it is referred to as a forwardbias voltage Conversely of our applied de voltage is such that it makes the niside more positis: than the p side t is said to be a reverse-bias voltage. As will be seen, the pn junction exhibits castly different conduction properties in its forward and reverse directions.

Cur plan is as fellows. We begin by a simple qualitative description in Section 3.5.1 and then consider an analytical description of the issischaracteristic of the junction in Section 3.5.2.

3.5.1 Qualitative Description of Junction Operation

Figure 3.11 shows the propanetion under three different conditions (a) the open-circuit or equilibrium condition studied in the previous section, (b) the reverse-bias condition, where a de voltage les applied, and (c) the forward-bias condition where a de veltage lesis applied Observe that in the open a result case, a barrier voltage V_n develops, making n more positive thin p, and limiting the diffusion current I to a value exactly equal to the drift current I.

turther nebeng wearde reterrabantore ersamply to the opposition of a collage. We was see I lader chapters that it has a deeper meaning at the design of electronic circuits



will a 3.11 The pn junction in: (a) equilibrium; (b) reverse bias, (c) forward bias,

thus resulting in a zero current at the junction terminals, as should be the case since the terminals are open circuited. Also, as mentioned previously, the barrier voltage V_0 , though it establishes the current equilibrium across the junction, does not in fact appear between the unction terminals

Consider now the reverse-bias case in (b). The externally applied reverse-bias voltage I's is in the direction to add to the barrier voltage, and it does, thus increasing the effective partier voltage to $(T_0 + T_R)$ as shown. This reduces the number of holes that diffuse into the "region and the number of electrons that diffuse into the p region. The end result is that the diffusion current I_D is dramatically reduced. As will be seen shortly, a reverse-bias voltage of a volt or so is sufficient to cause $I_D \approx 0$, and the current across the junction and through the external circuit will be equal to I_{∞} . Recalling that I_{∞} is the current due to the drift across the depletion region of the thermally generated minority carriers, we expect Ic to be very small and to be strongly dependent on temperature. We will show this to be the case very shortly We thus conclude that in the reverse direction, the pn junction conducts a very small and almost-constant current equal to $I_{\rm e}$.

Before leaving the reverse-bias case, observe that the increase in barrier voltage will be accompanied by a corresponding increase in the stored uncovered charge on both sides of the depletion region. This in turn means a wider depletion region, needed to uncover the additional charge required to support the larger barrier voltage $(T_0 + T_k)$. Analytically, these results can be obtained easily by a simple extension of the results of the equilibrium case. Thus the width of the depletion region can be obtained by replacing V_0 in Eq. (3.26) by $(V_0 + V_R)$,

$$W = x_n + x_p = \sqrt{\frac{2\varepsilon_*}{q} \left(\frac{1}{N_A} + \frac{1}{N_D}\right)} (V_0 + V_R)$$
 (3.31)

and the magnitude of the charge stored on either side of the depletion region can be deter mined by replacing V_0 in Eq. (3.30) by $(V_0 + V_R)$,

$$Q_J = A \sqrt{2\varepsilon_s q \left(\frac{N_A N_D}{N_A + N_D}\right) (V_0 + V_R)}$$
(3.32)

We next consider the forward-bias case shown in Fig. 3-11(c). Here the applied voltage 1, is in the direction that subtracts from the built in voltage T_0 , resulting in a reduced barrier volt $age(t_n, t_n)$ across the depletion region. This reduced barrier voltage will be accompanied by reduced depletion-region charge and correspondingly narrower depletion region width If Most importantly, the lowering of the barrier voltage will enable more holes to diffuse from p to n and more electrons to diffuse from n to p. Thus the diffusion current I, increases substantially and, as will be seen shortly, can become many orders of magnitude larger than the drift current I. The current I in the external circuit is of course the difference between I_D and I_S ,

$$I = I_D - I_S$$

and it flows in the forward direction of the junction from p to n. We thus conclude that the pn junction can conduct a substantial current in the forward bias region and that current is mustly a diffusion current whose value is determined by the forward bias vo tage. I

3.5.2 The Current-Voltage up of the Jura Con

We are now ready to find an analytical expression that describes the current voltage relationship of the pn junction. In the following we consider a junction operating with a

forward applied voltage I and derive an expression for the current I that flows in the forward direction (from p to n). However, our derivation is general and will be seen to yield the reverse current when the applied voltage 1 is made negative

From the qualitative description above we know that a forward-bias voltage U subtracts from the built-in voltage I ... thus resulting in a lower barrier voltage (I 1 1) The lowered barrier in turn makes it possible for a greater number of holes to overcome the barrier and diffuse into the n region. A similar statement can be made about electrons from the n region diffusing into the p region.

Let us now consider the holes injected into the n region. The concentration of holes in the n region at the edge of the depletion region will increase considerably. In fact, an important result from device physics shows that the steady-state concentration at the edge of the depletion region will be

$$p_n(\mathbf{r}_n) = p_{n0}e^{\mathbf{i}\cdot\mathbf{V}_T} \tag{3.33}$$

That is, the concentration of the minority holes increases from the equilibrium value of p_n (see Fig. 3.10) to the much larger value determined by the value of T. given by Eq. (3.33)

We describe this situation as follows. The forward-bias voltage 1 results in an excess concentration of minority holes at $x = x_n$, given by

Excess concentration =
$$p_{n0}e^{V/V_T} - p_{n0}$$

= $p_{n0}(e^{V/V_T} - 1)$ (3.34)

The increase in minority carrier concentration in Eqs. (3.33) and (3.34) occurs at the edge of the depletion region $\alpha = x, 1$. As the injected holes diffuse into the n material, some will recombine with the majority electrons and disappear. Thus, the excess hole concentration will decay exponentially with distance. As a result, in the total hole concentration in the n material will be given by

$$p_n(x) = p_{n0} + (\text{Excess concentration})e^{-(x-x_n)/L_p}$$

Substituting for the "Excess concentration" from Eq. (3.34) gives

$$p_n(x) = p_{n0} + p_{n0}(e^{V/V_{\gamma}} - 1)e^{-(3.35)}$$

The exponential decay is characterized by the constant I_{∞} which is called the **diffusion length** of holes in the n material. The smaller the value of I_n , the faster the injected holes will recombine with the majority electrons, resulting in a steeper decay of minority carrier concentration

Figure 3.12 shows the steady-state minority carner concentration profiles on both sides of a pn function in which $V_i \ge V_i$. Let's stay a little longer with the diffusion of holes into the n region Note that the shaded region under the exponential represents the excess minority carriers (holes) From our study of diffusion in Section 3.3, we know that the establishment of a carrier concentration profile such as that in Fig. 3.12 is essential to support a steady-state diffusion current. In fact, we can now find the value of the hole -diffusion current density by applying Eq. (3.19).

$$J_p(x) = -qD_p \frac{dp_n(x)}{dx}$$

Substituting for $p_n(x)$ from Eq. (3.35) gives

$$J_{p}(x) = q \left(\frac{D_{p}}{L_{p}}\right) p_{n0} \left(e^{V/V_{\gamma}} - 1\right) e^{-(x - x_{n})/L_{p}}$$
(3.36)




Figure 3.12 Minerity currer distribution in a forward biased prejunction. It is assumed that the program is more heavily doped than the n region; $N_i \gg N_{ir}$

As expected, $J_p(x)$ is highest at $x = x_n$.

$$J_{p}(x_{n}) = q\left(\frac{D_{p}}{L_{p}}\right)p_{n0}(e^{V/V_{p}} - 1)$$
 (3.37)

and decays exponentially for x > x , as the minority holes recombine with the majority elections. This recombination, lowever, means that the majority electrons will have to be replenished by a current that injects electrons from the external circuit into the n region of the function. This latter current component has the same direction as the hole current (because electrons may ng from right to left give rise to current in the direction from left to right). It follows that as $J_{ij}(x)$ decreases, the electron current component increases by exactly the same amount, making the tetal current in the n material constant at the value given by Eq. (3.37).

An exactly parallel development can be applied to the electrons that are injected from the n to the p-region, resulting in an electron diffusion current given by a simple adaptation of Eq. (3.37),

$$J_n(-x_p) = q \left(\frac{D_n}{L_n}\right) n_{p0} (e^{V/V_T} - 1)$$
 (3.38)

Now, although the currents in Eqs. (3.37) and (3.38) are found at the two edges of the depletion region, their values do not change in the depletion region. Thus we can drop the location descriptors (x, y, y, x), add the two current densities, and multiply by the junction area 4 to obtain the total current I as

$$I = A(J_p + J_n)$$

$$I = Aq(\frac{D_p}{L_p} p_{n0} + \frac{D_n}{L_n} n_{p0})(e^{V/V_p} - 1)$$

Substituting for $p_{eq} = n^2/N_D$ and for $n_{pq} = n_i^2/N_A$ gives

$$I = Aqn_{i}^{2} \left(\frac{D_{p}}{L_{p}N_{D}} + \frac{D_{n}}{L_{n}N_{A}} \right) (e^{V/V_{f}} - 1)$$
 (3.39)

From the collection of the transfer a negative 1 (reverse bias) with a magnitude of a few time. The copy nerval term becomes essentially zero, and the current across the and the magnitude and a stant. From our qualitative description in Section 15 April 1721 11 (april 1221) 12 April 1721
$$I = I_S(e^{V-V_T} - 1) \tag{3.40}$$

A 1 575

$$T = \delta_{x} r \cdot \frac{D_{x}}{L \cdot V_{x}} + \frac{D_{x}}{L_{x} V_{x}}$$

$$(3.41)$$

Figure 3.3 st white I characteristic of the pn junction (Eq. 3.40). Observe that in the reverse 3 feet in the current saturates at a value equal to I. For this reason, I_{N} is given the name saturation current. From Eq. (3.41) we see that I is directly proportional to the cross soft in a area 4. The junction. Thus, another name for I_{N} , one we prefer to use in this them, where the interpolated Typical values for I, for junctions of various areas, range from 10^{-12} to 10^{-12} A.

Besides the right part had to the function area 4, the expression for I_{∞} in Eq. (3.41) indicates that I_{∞} is properties a to nowhich is a very strong function of temperature (see Eq. 3.2).




Figure 3.13 The pn junction J-V characteristic.

For the pn junction considered in Fxample 3.5 for which $N_4 = 10^{18} \text{ cm}^3$, $N_D = 10^{16} \text{ cm}^3$, $A = 10^{-4} \text{ cm}^2$, $n_i = 1.5 \times 10^{10} \text{ cm}^3$, let $I_p = 5 \text{ } \mu\text{m}$, $L_n = 10 \text{ } \mu\text{m}$, D_n (in the n region) $10 \text{ } \text{cm}^2 / \text{V}$ s. and D_n (in the p region) = 18 cm²/V/s. The pn junction is forward biased and conducting a current 1 01 mA Calculate (a) I₅, (b) the forward-bias voltage 1; and (c) the component of the current I due to hole injection and that due to electron injection across the junction.

Solution

(a) Using Eq. (3.41), we find I, as

$$I_{s} = 10^{-4} \times 1.6 \times 10^{-9} \times (1.5 \times 10^{10})^{2} \times \left(\frac{10}{5 \times 10^{-4} \times 10^{16}} + \frac{18}{10 \times 10^{-4} \times 10^{-8}}\right)$$
$$= 7.3 \times 10^{-8} \text{ A}$$

(b) In the forward direction,

$$I = I_S(e^{V/V_T} - 1)$$

$$\simeq I_S e^{V/V_T}$$

Thus,

$$V = V_T \ln \left(\frac{I}{I_S}\right)$$

For I = 0.1 mA.

$$V = 25.9 \times 10^{-3} \ln \left(\frac{0.1 \times 10^{-3}}{7.3 \times 10^{-15}} \right)$$
$$= 0.605 \text{ V}$$

(c) The hole-injection component of I can be found using Eq. (3.37)

$$I_p = Aq \frac{D_p}{L_p} p_{n0}(e^{V/V_p} - 1)$$
$$= Aq \frac{D_p}{L_p} \frac{n_t^2}{N_D}(e^{V/V_p} - 1)$$

Similarly I_n can be found using Eq. (3.39),

$$I_n = Aq \frac{D_n}{L_n} \frac{n_i^2}{N_A} (e^{\nu/\nu_T} - 1)$$

Thus.

$$\frac{l_p}{l_n} = \left(\frac{D_p}{D_n}\right) \left(\frac{L_n}{L_p}\right) \left(\frac{N_A}{N_D}\right)$$

For our case.

$$\frac{I_p}{I_n} = \frac{10}{18} \times \frac{10}{5} \times \frac{10^{18}}{10^{16}} = 1.11 \times 10^2 = 111$$

Example 3.6 continued

Thus most of the current is conducted by holes injected into the n region

Specifically,

$$I_{\rho} = \frac{111}{112} \times 0.1 = 0.0991 \text{ mA}$$

$$I_n = \frac{1}{112} \times 0.1 = 0.0009 \text{ mA}$$

This stands to reason, since the p material has a doping concentration 100 times that of the n material.

DIENGSES

3.10 Show that if $N_A \gg N_D$.

$$I_S = Aqn^2 \frac{D_p}{I - \lambda_p}$$

- 3.11 For the pn junction in Example 3.6 find the value of 7, and that of the current I at 1 = 0.605 V (same voltage found in Example 3.6 at a current I = 0.1 m V) if V, is reduced by a factor of 2.

 Ans. 1.46 × 10⁻¹⁴ A; 0.2 mA
- 3.12 For the pn nunction considered in Examples 3.5 and 3.6, find the width of the depletion region W corresponding to the forward-bias voltage found in Example 3.6. (Hint V_R is the formula in Eq. (3.31) with V_R replaced with $-V_F$.)

 Ans. 0.166 μ m
- 3.13 For the pn junction considered in Examples 3.5 and 3.6, find the width of the depletion region 11 and the charge stored in the depletion region (2) when a 2-V reverse bias is applied. Also find the value of the reverse current I.

Ans. $0.608 \mu m$; 9.63 pC; $7.3 \times 10^{-15} A$

3.5.3 Reverse Breakdown

The description of the operation of the pn function in the reverse direction, and the l 1 relationship of the junction in Eq. (3.40), indicate that at a reverse bias voltage l, with $l > l_I$, the reverse current that flows across the junction is approximately equal to l, and thus is very small. However, as the magnitude of the reverse bias voltage l is increased, a value is reached at which a very large reverse current flows as shown in Fig. 3.14. Observe that as l reaches the value l the dramatic increase in reverse current is accompanied by a very small increase in the reverse voltage, that is, the reverse voltage across the junction remains very close to the value l. The phenomenon that occurs at l = l, is known as junction breakdown. It is not a destructive phenomenon. That is, the pn junction can be repeatedly operated in the breakdown region without a permanent effect on its characteristics. This, however is predicated on the assumption that the magnitude of the reverse-breakdown current is




Figure 3.14. The I - connecteristic of the projunction showing the rapid increase in reverse current in the breakdown region.

limited by the external circuit to a "safe" value. The "safe" value is one that results in the limitation of the power dissipated in the junction to a safe, allowable level

There are two possible mechanisms for pn junction breakdown, the zener effect, and the avalanche effect. It a projunction breaks down with a breakdown voltage Fig. 5. V, the breakdown mechanism is usually the zener effect. Avalanche breakdown occurs when 1% is greater than approximately 7 V. For auretions that break down between 5 V and 7 V, the breakdown mechanism can be either the zener or the avalanche effect or a combination of the two

Zener breakdown occurs when the electric field in the depletion layer increases to the point of breaking covalent bonds and generating electron-hole pairs. The electrons generated in this way will be swept by the electric field into the n side and the holes into the p side. Thus these electrons and holes constitute a reverse current across the junction. Once the zener effect starts, a large number of carriers can be generated, with a negligible increase in the function voltage. Thus the reverse current in the breakdown region will be large and its value must be determined by the external circuit, while the reverse voltage appearing between the diode terminals will remain close to the specified breakdown voltage I

The other breakdown mechanism, avalanche breakdown which occurs when the mirority carriers that cross the depletion region under the influence of the electric field gain sufficient kinetic energy to be able to break covalent bonds in atoms with which they collide The earriers liberated by this process may have sufficiently high energy to be able to cause other carriers to be liberated in another ionizing collision. This process keeps repeating in the fashio) of an avalanche, with the result that many carriers are created that are able to support any value or reverse current, as determined by the external circuit, with a negligible change in the voltage drop across the junction.

Named after an early worker in the area. Note that the subscript Z in V denotes zener. We will use V. Undenote the breakdown voltage whether the breakdown mechanism is the zener effect or the avalar che

As will be seen in Chapter 4, some pn junction diodes are fabricated to operate specifically in the breakdown region, where use is made of the nearly constant voltage 1.

3.6 Capacitive Effects in the pn Junction

There are two charge storage mechanisms in the pn junction. One is associated with the charge stored in the deplet on region, and the other associated with the immority carrier charge stored in the n and p materials as a result of the concentration profiles established by carrier injection. While the first is easier to see when the pn junction is reverse brased, the second is in effect only when the junction is forward brased.

3 6.1 Depletion or Junction Capacitance

When a pn junction is reverse biased with a voltage V_{α} , the charge stored on either side of the depletion region is given by Eq. (3.32).

$$Q_J = A \sqrt{2\varepsilon_s q \frac{N_A N_D}{N_A + N_D}} (V_0 + V_R)$$

Thus, for a given pn junction,

$$Q_J = \alpha \sqrt{V_0 + V_R} \tag{3.42}$$

where a is given by

$$\alpha = A \sqrt{2\varepsilon_s q \frac{N_A N_D}{N_A + N_D}}$$
 (3.43)




Figure 3.15 The charge stored on either side of the depletion layer as a function of the reverse voltage V_{μ} .

Thus (2) is nonlinearly related to Let as shown in Fig. (3.15). This nonlinear relationship makes it difficult to define a capacitance that accounts for the need to change Q_{ij} whenever Le is changed. We can, however, assume that the junction is operating at a point such as Oc as indicated in Fig. 3.15, and define a capacitance () that relates the change in the charge Q_1 to a change in the voltage V_R .

$$C_{I} = \frac{dQ_{I}}{dV_{I}} \tag{3.44}$$

This incremental-capacitance approach turns out to be quite eseful in electronic circuit design, as we shall see throughout this book.

Lising Eq. (3.44) together with Eq. (3.42) yields

$$C_{j} = \frac{\alpha}{2\sqrt{V_0 + V_R}} \tag{3.45}$$

The value of C at zero reverse-bias can be obtained from Eq. (3.45) as

$$C_{i0} = \frac{\alpha}{2\sqrt{V_0}} \tag{3.46}$$

which enables us to express C, as

$$C_{j} = \frac{C_{j0}}{\sqrt{1 + \frac{V_{h}}{I_{i}}}}$$
 (3.47)

where C_n is given by Eq. 3.46) or alternatively if we substitute for \alpha from Eq. (3.43) by

$$C_{j0} = A_{N} \left(\frac{\varepsilon_{j} q}{2} \left(\frac{N_{q} N_{D}}{N_{A} + N_{D}} \right) \left(\frac{1}{V_{0}} \right) \right)$$
(3.48)

Before leaving the subject of depletion-region or junction capacitance we point out that in the pn junction we have been studying, the doping concentration is made to change abruptly at the function boundary. Such a junction is known as an abrupt junction. There is another type of prequention in which the carrier concentration is made to change gradually from one side of the function to the other. To allow for such a graded junction, the formula for the function capacitance (Eq. 3.47) can be written in the more general form

$$C_i = \frac{C_{ji}}{1 + \frac{V_{ji}}{I_{ji}}} \tag{3.49}$$

where m is a constant called the grading coefficient, whose value ranges from 1/3 to 1/2depending on the manner in which the concentration changes from the p to the n side

3 1 3 10

3.12 For the pn junction considered in Examples 3.5 and 3.6, find C_0 and C_0 at $V_0 = 2/V$. Recall that $V_0 = 0.814 \text{ V}, N_A = 10^{18}/\text{cm}^3, N_D = 10^{16}/\text{cm}^3 \text{ and } A = 10^{-4}\text{cm}^2$

Ans. 3.2 pF; 1.7 pF

3 6 2 Diffusion Capacitance

Consider a forward-biased pn junction. In steady-state, minority carrier distributions in the p and n materials are established as shown in Fig. 3.12. Thus a certain amount of excess minority carrier charge is stored in each of the p and n bulk regions (outside the depletion region). If the terminal voltage P changes, this charge will have to change before a new steady state is achieved. This charge storage phenomenon gives rise to another capacitive effect, distinctly different from that due to charge storage in the depletion region.

To calculate the excess minority carrier charge, refer to Fig. 3.12. The excess hole charge stored in the *n* region can be found from the shaded area under the exponential as follows:

$$Q_p = Aq \times \text{shaded area under the } p_n(x) \text{ curve}$$

= $Aq[p_n(x_n) - p_{n0}]L_n$

substituting for $p \to 1$ from Eq. (3.33) and asing Eq. (3.37) enables us to express Q as

$$Q_p = \frac{L_p^2}{D_p} I_p \tag{3.50}$$

The factor (I-D) that relates Q to I is a useful device parameter that has the dimension of time (s) and is denoted τ_p

$$\tau_p = \frac{L_p^2}{D_p} \tag{3.5},$$

Thus.

0

0

0

$$Q_p = \tau_p I_p \tag{3.52}$$

The time constant τ , is known as the excess minority carrier (hole) lifetime. It is the average time at takes for a here affected into the receiption to recombine with a majority earmon. This definition of τ , implies that the entire charge Q disappears and has to be replenished every τ , seconds. The current that accomplishes the replenishing is $I = Q - \tau$. This is an alternate derivation for Eq. (3.52).

A relationship similar to that in Eq. (3.52) can be developed for the electron charge stored in the p region,

$$Q_n = \tau_n I_n \tag{3.53}$$

where τ is the electron litetime in the p region. The total excess minority carrier charge can be obtained by adding together Q_p and Q_n .

$$Q = \tau_p I_p + \tau_n I_n \tag{3.54}$$

This charge can be expressed in terms of the diode current l = l + l as

$$Q = \tau_T I \tag{3.55}$$

where τ_{τ} is called the mean transit time of the anction. Obviously, τ_{τ} is related to τ_{τ} and τ_{τ} furthermore for most practical devices, one side of the junction is much more heavily $Q_{\tau} = Q_{\tau}$, $Q_{\tau} = Q_{\tau}$ and thus $\tau_{\tau} = \tau_{\tau}$

^{&#}x27;Recall that the area under an exponential curve $Ae^{-r/B}$ is equal to AB

for small changes around a mas point we can define an incremental diffusion capacitance C_a as

$$C_d = \frac{dQ}{dV} \tag{3.56}$$

and can show that

$$C_{J} = \left(\frac{\tau_{I}}{V_{T}}\right)I \tag{3.57}$$

where I is the forward-has current. Note that C, is directly proportional to the forward current I and thus is negligibly small when the diode is reverse biased. Also note that to keep C small, the transit time τ must be made small, an important requirement for a pn junction intended for high-speed or high-frequency operation.

- 3.15 Use the definition of C in Eq. (3.56) to derive the expression in Eq. (3.57) by means of Eqs. (3.55) and (3.40).
- 3.16 For the preference considered in Lyamphys 3.5 and 3.6 for which D = 10 cm² V s, and L = 5 μm find τ and C at a forward-bias current of 11 m V. Recall that for this junction, I_p = I.
 Ans. 25 ns; 96.5 pF

Summary

- Today's microelectronics technology is almost entirely based on the semiconductor material silicon. If a circuit is to be fabricated as a monolithic integrated circuit (IC) it is made using a single silicon crystal, no matter how large the circuit is [a recent chip (2009) contains 2.3 billion transistors].
- In a crystal of intrinsic or pure silicon, the atoms are held in position by covalent bonds. At very low temperatures, all the bonds are intact, and no charge carriers are available to conduct electrical current. Thus, at such low temperatures, silicon behaves as an insulator.
- At room temperature, thermal energy causes some of the covalent bonds to break, thus generating free electrons and holes that become available for current conduction.
- Current in semiconductors is carried by free electrons and holes. Their numbers are equal and relatively small in intrinsic silicon.
- The conductivity of silicon can be increased dramatically by introducing small amounts of appropriate impunity materials into the silicon crystal in a process called doping
- There are two kinds of doped semiconductor: n-type, in which electrons are abundant, and p-type, in which holes are abundant.
- There are two mechanisms for the transport of charge carriers in semiconductor: drift and diffusion
- Carrier drift results when an electric field E is applied across a piece of silicon. The electric field accelerate the holes in the direction of E and the electrons in the direction opposite to E. These two current components add together to produce a drift current in the direction of E.
- Carrier diffusion occurs when the concentration of charge carriers is made higher in one part of the silicon crystal than in other parts. To establish a steady-state diffusion current, a carrier concentration gradient must be maintained in the silicon crystal.
- A basic semiconductor structure is the pn junction. It is fabricated in a silicon crystal by creating a firector in close proximity to an n region. The pn junction is a divide and plays a dominant role in the structure and operation of transistors.
- When the terminals of the pn junction are left open, no current flows externally. However, two equal and

- opposite currents, I_D and I_S , flow across the junction and equilibrium is maintained by a built-in voltage I_S that develops across the junction, with the n side positive relative to the p side. Note, however, that the voltage across an open junction is 0 V, since V_0 is cancelled by potentials appearing at the metal-to-semiconductor connection interfaces.
- The voltage V_0 appears across the depletion region which extends on both sides of the junction.
- The diffusion current I_{ℓ} is carried by holes diffusing from p to n and electrons diffusing from n to p, I, flows from p to n, which is the forward direction of the striction. Its value depends on V_0 .
- The drift current I_S is carried by thermally generated minority electrons in the p material that are swept across the depletion layer into the n side, and by thermally generated minority holes in the n side that are swept across the depletion region into the p side I flows from n to p, in the reverse direction of the pinction, and its value is a strong function of temperature but independent of V_0 .
- Forward biasing the pn junction, that is, applying an external voltage V that makes p more positive than n, reduces the barrier voltage to $V_0 V$ and results in an exponential increase in I_D while I_S remains unchanged. The net result is a substantial current $I = I_D I_S$ that flows across the junction and through the external circuit
- Applying a negative V reverse-biases the junction and increases the barrier voltage, with the result that I_t is reduced to almost zero and the net current across the punction becomes the very small reverse current I_s.
- If the reverse voltage is increased in magnitude to a value V_Z specific to the particular junction, the junction breaks down, and a large reverse current flows. The value of the reverse current must be limited by the external circuit
- Whenever the voltage across a pn junction is changed some time has to pass before steady state is reached. This is due to the charge-storage effects in the junction, which are modeled by two capacitances: the junction capacitance C_d, and the diffusion capacitance C_d.
- For future reference, we present in Table 3.1 a summary of pertinent relationships and the values of physical constants.

Quantity	Pelationship	Values of Constants and Parameter
Carrier concentration in intrinsic silicon (cm 1)	$n = BP^{-1}e^{-T-e^{-t}}$	(for Intrinsic S ₁ at $T = 300 \text{ K}$) $B = 7.3 \times 10^{15} \text{ cm}^{-3} \text{ K}^{-3/2}$ $E_g = 1.12 \text{ eV}$ $k = 8.62 \times 10^{-5} \text{ eV/K}$
Diffusion current density (A/cm²)	$r_{n} = qD \frac{dp}{dx}$ $r_{n} = qD \frac{dn}{dx}$	$n_t = 1.5 \times 10^{10} / \text{cm}^3$ $q = 1.60 \times 10^{-19} \text{ coulomb}$ $D_p = 12 \text{ cm}^2 / \text{s}$ $D_n = 34 \text{ cm}^2 / \text{s}$
Drift current density (A/cm [*])	$J_{dreft} = q(p\mu_p + n\mu_n)E$	$\mu_p = 480 \text{ cm}^2 \text{ /V s}$ $\mu_n = 1350 \text{ cm}^2 \text{ /V s}$
Resistivity (Ω cm)	$\rho = 1/[q(p\mu_p + n\mu_n)]$	$\mu_n = 1550 \text{ cm} / \text{V} \cdot \text{s}$ μ_i and μ_i decrease with the increase in doping concentration
Relationship between mobility and diffusivity	$\frac{D_{i}}{D_{i}} = \frac{D_{i}}{D_{i}} = 1$	$V_f = kT/q = 25.8 \text{ mV}$
(arrier concentration in n-type stlicon (cm 1)	$n_n = N_n$ $p = \pi n N_n$	
Carrier concentration in p-type silicon (cm ⁻¹)	$\frac{P}{n} = \frac{N_{\epsilon}}{n}$	
lunction built-in voltage (V)	1 - 1 12 1/2	
Width of depletion region (cm)	$\frac{x_{i}}{x_{j}} = \frac{x_{i}}{x_{i}}$ $H = x_{i} + x_{i}$ $= \frac{2t}{x_{i}} \left(\frac{1}{x_{i}} + \frac{1}{x_{i}} \right)$	$\varepsilon_1 = 11.7 \varepsilon_0$ $\varepsilon_0 = 8.854 \times 10^{-14} \text{ F/cm}$
harge stored in depletion layer (coulomb)	Q = 4 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
orward current (A)	$I = I_q n \frac{D}{I_r N_r} (c - 1)$ $I_n = I_q n \frac{D}{I_r N_r} (c - 1)$	
aturation current (A)	$I_S = Aq n_i^2 \left(\frac{D_P}{L_p N_D} + \frac{D_n}{L_n N_A} \right)$	
V Relationship	$I = I_{S}(e^{V/V_{T}} - 1)$	

Quantity Minority-estner lifetime (s)	Relationship $t_i = L^2/D_r \qquad t_i = L^2/D_r$	Values of Constants and Parameters (for intrinsic Stat $T = 300 \text{ K}$) $L_n, L_r = 1 \mu \text{m to } 100 \mu \text{m}$ $\tau_p, \tau_n = 1 \text{ ns to } 10^4 \text{ ns}$
Minority-carner charge storage (coulomb)	$Q_{r} = \tau_{r}I_{r} \qquad Q_{n} = \tau_{n}I$ $Q = Q_{r} + Q_{n} = \tau_{r}I$	
Depletion capacitance (F)	$C = 4 \sqrt{\frac{\epsilon_{74}}{2}} \left(\frac{N_A N_D}{N_A + N_D} \right) \frac{1}{V_0}$ $C = C_{10} \left(1 + \frac{V_R}{V_0} \right)^m$	$m = \frac{1}{3} \text{ to } \frac{1}{2}$
D ffusion capacitance (F)	$C_{j} = \frac{T_{\tau}}{V} I$	

galoritada.

froblens are marked with asterisks to describe their legree of difficulty. Difficult problems are marked with an asterisk (*); more difficult problems with two asterisks (**); and very challenging indomining-consuming problems with three asterisks (***). Also, if in the following problems the need arises for the values of particular parameters or physical constants that are not stated picase constants. Table 3.1.

Section 3.1: Intrinsic Semiconductors

- 3.1 Find values of the intrinsic carrier concentration n for silicon at $-70.0 \times 0.00 \times 100.0$, and $125.0 \times 0.00 \times 100.0$ each temperature, what fraction of the atoms is nonzed keepal, that a silicon crystal has approximately $5.8.0 \times 0.00 \times 100.00$ atoms/cm².
- 3.2 Calculate the value of n for gallium arsende tracks at F = 300 k. The constant $B = 3.06 \times 10^{-6}$ tens K = 1.42 eV.

Section 3.2: Doped Semiconductors

- **3.3** For a *p*-type silicen in which the dopant concentrator $V_1 = 10^{18} \text{ cm}^3$, find the hole and electron concentrations at T = 300 K.
- 3.4 For a silicon crystal doped with phosphorus, who must N_D be it at I=300 K the hole concentration dript below the intrinsic level by a factor of 10^7 ?
- 3.5 In a phosphoras doped silicon layer with impunive expectation of 10 fcm and the sole and electron concentrations at 27 fc and 125 fc.

Section 3.3: Current Flow in Semiconductors

3.6 A young designer, aiming to develop intuition concerning conducting paths within an integrated circuit, eximines the end-to end resistance of a connecting bar loom long. I am wide, and I am thick, made of various materals. The designer considers:

- (c) n-doped silicon with No = 10 cm
- (d) p-doped silicon with N₄ 10¹⁶/cm³
- (c) aluminum with resistivity of 2.8 μΩ ·cm

Find the resistance in each case. For intrinsic silicon, use the data in Table 3.1. For doped silicon, assume $\mu_n = 2.5 \mu_p = 1200 \text{ cm}^2/\text{V} \cdot \text{s.}$ (Recall that $R = \rho L/A$)

- 3.7 Contrast the electron and hole drift velocities through a 10- μ m layer of intrinsic silicon across which a voltage of 5 V is imposed. Let $\mu_n = 1350 \text{ cm}^2/\text{V·s}$ and $\mu_p = 480 \text{ cm}^2/\text{V·s}$.
- 3.8 Find the current that flows in a silicon bar of 10- μ m teneth having a separate μ and μ and μ and μ and μ and μ respectively, when a 1 V is applied end-to-end. Use $\mu_n = 1200 \text{ cm}^2/\text{V} \cdot \text{s}$ and $\mu_n = 500 \text{ cm}^2/\text{V} \cdot \text{s}$.
- 3.9 In a 10- μ m long bar of donor-doped silicon, what donor concentration is needed to realize a current density of I mA/ μ m² in response to an applied voltage of I V. (Note: Although the carrier mobilities change with doping concentration, as a first approximation you may assume μ_n to be constant and use the value for intrinsic silicon, 1350 cm²/V·s).
- 310 Holes are being steadily injected into a region of n-type silicon (connected to other devices, the details of which are not important for this question). In the steady state, the excess-hole concentration profile shown in Fig. P3.10 is established in the n-type silicon region. Here "excess" means over and above the thermal-equilibrium concentration (in the absence of hole injection), denoted p_{n0} . If $N_D = 10^{10}/\text{cm}^3$, $n_i = 1.5 \times 10^{10}/\text{cm}^3$, $D_n = 12 \text{ cm}^2/\text{s}$, and $W = 0.1 \, \mu\text{m}$, find the density of the current that will flow in the x direction




Figure P3.10

3.11 Both the carrier mobility and diffusivity decrease as the doping concentration of silicon is increased. The table below provides a few data points for μ_n and μ_p versus doping concentration. Use the Einstein relationship to obtain the corresponding values for D_n and D_p .

Section 3.4: The pn Junction with Open-Circuit Terminals (Equilibrium)

- 3.12 Calculate the park in voltage of a junction in which the p and n regions are doped equally with 10^{16} atoms.cm³. Assume $n_s = 1.5 \times 10^{10} / \text{cm}^3$. With the terminals left open, what is the width of the depletion region, and how far does it extend into the p and n regions? If the cross-sectional area of the junction is $100 \ \mu\text{m}^3$, find the magnitude of the charge stored on either side of the junction
- 3.13 If, for a particular junction, the acceptor concentration is $10^{16}/\text{cm}^3$ and the donor concentration is $10^{16}/\text{cm}^3$, find the junction built-in voltage. Assume $n_i = 1.5 \times 10^{10}/\text{cm}^3$. Also, find the width of the depletion region (W) and its extent in each of the p and n regions when the junction terminals are left open. Calculate the magnitude of the charge stored on either side of the junction. Assume that the junction area is $400 \, \mu\text{m}^2$.

Doping Concentration (carriers/cm²)	μ _n (cm²/V·s)	μ _ρ (cm²/V·s)	D _a (cm²/s)	D _p (cm³/s)
Intrinsic	1111	480		
1016	,100	\$(n)		
1017	*,Hz	2011		
10(8	sht	`		

3.14 Estimate the total charge stored in a 0.1 μm depletion layer on one side of a 10- $\mu m \times 10$ - μm junction. The doping concentration on that side of the junction is $10^{17} cm^{2}$.

3.15 In a pn junction for which $N_A \gg N_D$, and the depletion layer exists mostly on the shallowly doped side with $W=0.3~\mu\mathrm{m}$, find V_0 if $N_D=10^{16}/\mathrm{cm}^3$. Also calculate Q_J .

3.16 By how much does V_0 change if N_d or N_D is increased by a factor of 10?

Section 3.5: The pn Junction with an Applied Voltage

3.17 If a 5-V reverse-bias voltage is applied across the junction specified in Problem 3.13, find W and Q_J .

3.18 Show that for a pn junction reverse-biased with a voltage V_R , the depletion-layer width W and the charge stored on either side of the junction, Q_J , can be expressed as

$$W = W_0 \sqrt{1 + \frac{V_R}{V_0}}$$

$$Q_J = Q_{J0} \sqrt{1 + \frac{V_R}{V_0}}$$

where W_0 and Q_{J0} are the values in equilibrium

3.19 In a forward-biased *pn* junction show that the ratio of the current component due to hole injection across the junction to the component due to electron injection is given by

$$\frac{I_p}{I_n} = \frac{D_p}{D_n} \frac{L_n}{L_p} \frac{N_A}{N_D}$$

Evaluate this ratio for the case $N_A = 10^{18}/\text{cm}^3$, $N_D = 10^{16}/\text{cm}^3$, $L_p = 5 \, \mu\text{m}$, $L_n = 10 \, \mu\text{m}$, $D_\rho = 10 \, \text{cm}^2/\text{s}$, and $D_n = 20 \, \text{cm}^2/\text{s}$, and hence find I_p and I_n for the case in which the pn junction is conducting a forward current $I = 1 \, \text{mA}$.

- **3.20** Calculate I_S and the current I for V = 700 mV for a pn junction for which $N_A = 10^{17}/\mathrm{cm}^3$, $N_D = 10^{16}/\mathrm{cm}^3$, $A = 200 \, \mu \mathrm{m}^2$, $n_i = 1.5 \times 10^{10}/\mathrm{cm}^3$, $L_p = 5 \, \mu \mathrm{m}$, $L_n = 10 \, \mu \mathrm{m}$, $D_p = 10 \, \mathrm{cm}^2/\mathrm{s}$, and $D_n = 18 \, \mathrm{cm}^2/\mathrm{s}$.
- **3.21** Assuming that the temperature dependence of I_S arises mostly because I_S is proportional to n_i^2 , use the expression for n_i in Eq. (3.2) to determine the factor by which n_i^2 changes as T changes from 300 K to 305 K. This

will be approximately the same factor by which I_{∞} changes for a 5°C rise in temperature. What is the factor?

3.22 A p^*n junction is one in which the doping concentration in the p region is much greater than that in the n region In such a junction, the forward current is mostly due to hole injection across the junction. Show that

$$I = I_p = Aqn_i^2 \frac{L_p}{I N_p} (e^{i \cdot t})$$

For the specific case in which $N_D=10^{\circ}$ cm $D_p=10~{\rm cm}^2/{\rm s}$, $L_p=10~{\rm \mu m}$, and $A=10^4~{\rm \mu m}$, find I_S and the voltage V obtained when $I=0.5~{\rm m}$ A Assume operation at 300 K where $n_i=1.5\times 10^{10}/{\rm cm}$

3.23 A pn junction for which the breakdown voltage is 2 V has a rated (i.e., maximum allowable) power dissipation of 0.25 W. What continuous current in the breakdown region will raise the dissipation to half the rated value? It break down occurs for only 10 ms in every 20 ms, what average breakdown current is allowed?

Section 3.6: Capacitive Effects in the pn Junction

3.24 For the pn junction specified in Problem 3.13 find C_{r0} and C_r at $V_R = 5$ V.

3.25 For a particular junction for which $C_{i0} = 0.6$ pl $V_0 = 0.75$ V, and m = 1/3, find C_j at reverse-bias voltages of 1 V and 10 V

3 26 The junction capacitance (*) can be thought of as that of a parallel-plate capacitor and thus given by

$$C_i = \frac{\varepsilon A}{W}$$

Show that this approach leads to a formula identical to that obtained by combining Eqs. (3.43) and (3.45) [or equivalently, by combining Eqs. (3.47) and (3.48)].

- **3.27** A pn junction operating in the forward-bias region with a current I of I mA is found to have a diffusion capacitance of I0 pF. What diffusion capacitance do you expect this junction to have at I = 0.1 mA? What is the mean transit time for this junction?
- **3.28** For the p^*n junction specified in Problem 3.22 find τ_p and calculate the excess minority carrier charge and the value of the diffusion capacitance at I = 0.2 mA.

3.29 A short-base diode is one where the widths of the p and n regions are much smaller than L_n and L_p , respectively. As a result, the excess minority carrier distribution in each region is a straight line rather than the exponentials shown in Fig. 3.12.

(a) For the short-base diode, sketch a figure corresponding to Fig. 3.12 and assume as in Fig. 3.12 that $N_A\gg N_D$.

(b) Following a derivation similar to that given in Section 3.5.2, show that if the widths of the p and n regions are denoted W_p and W_n then

$$I = Aqn_i^2 \left[\frac{D_p}{(W_n - x_n)N_D} + \frac{D_n}{(W_p - x_p)N_A} \right] (e^{V/V_T} - 1)$$

and

$$Q_p = \frac{1}{2} \frac{W_n - x_n}{D_p} I_p$$

$$\simeq \frac{1}{2} \frac{W_n^2}{D_p^2} I_p, \text{ for } W_n \gg x_n$$

(c) Also, assuming $Q \simeq Q_p$, $I \simeq I_p$, show that

$$C_i = \frac{\tau_I}{\Gamma_i}I$$

where

$$\tau_{\tau} = \frac{1}{2} \frac{B_{\eta}^2}{D_{\phi}}$$

(d) If a designer wishes to limit C_d to 8 pF at l=1 mA, what should W_n be? Assume $D_p=10$ cm²/s.

CHAPTER 4

Diodes

Introduction 165

- 4.1 The Ideal Diode 166
- 4.2 Terminal Characteristics of Junction Diodes 173
- 4.3 Modeling the Diode Forward
 Characteristic 179
- 4.4 Operation in the Reverse Breakdown Region—Zener Diodes 189

- 4.5 Rectifier Circuits 194
- 4.6 Limiting and Clamping Circuits 207
- 4.7 Special Diode Types 213

Summary 215

Problems 216

IN THIS CHAPTER YOU WILL LEARN

- The characteristics of the ideal diode and how to analyze and design circuits containing multiple ideal diodes together with resistors and do sources to realize useful and interesting nonlinear functions
- 2. The details of the t-tricharacteristic of the unction diode (which was derived in Chapter 3) and how to use it to analyze diode circuits operating in the various bias regions forward reverse and breakdown
- 3. A simple but effective model of the diode in characteristic in the forward direction; the constant-voltage-drop model.
- 4. A powerful technique for the application and modeling of the diode (and in later chapters, transistors) do-biasing the diode and modeling its operation for small signals around the do operating point by means of the small-signal model.
- 5. The use of a string of forward-biased diodes and of diodes operating in the breakdown region (zener diodes) to provide constant dc voltages (voltage regulators).
- 6. Application of the diode in the design of rectifier circuits, which convert ac voltages to do as needed for powering electronic equipment
- 7. A number of other practical and important applications of diodes

Introduction

In Chapters 1 and 2 we dealt almost entirely with linear circuits, any ionlinearity, such as that introduced by amplifier output saturation, was treated as a problem to be solved by the circuit designer. However, there are many other signal processing functions that can be implemented only by nonlinear circuits. Examples include the generation of de vollages from the ac power supply, and the generation of signals of various waveforms (e.g., smusoids, square waves, pulses). Also, digital logic and memory circuits constitute a special class of nonlinear circuits.

The simplest and most fundamental nonlinear circuit element is the diode dust like a resistor the diode has two terminals, but unlike the resistor, which has a linear (straight-line) relationship between the current flowing through it and the voltage appearing across it, the diode has a nonlinear i-v characteristic.

This chapter is concerned with the study of diodes. In order to understand the essence of the diode function, we begin with a fictitious element, the ideal diode. We then introduce the silicon junction diode, explain its terminal characteristics, and provide techniques for the analysis of giode circuits. The latter task involves the important subject of device modeling Our study of modeling the diode characteristics will lay the foundation for our study of modeling transistor operation in the next two chapters.

Of the many applications of diodes, their use in the design of rectifiers (which convert ac to det is the most common. Therefore we shall study rectifier circuits in some detail and briefly look at a number of other diode applications. Further nonlinear circuits that utilize diodes and other devices will be found throughout the book, but particularly in Chapter 17.

The junction diode is nothing more than the pn junction we studied in Chapter 3, and most of this chapter is concerned with the study of silicon pn-junction diodes. In the last section, however, we briefly consider some specialized diode types, including the photodiode and the light-emitting diode.

4.1 The Ideal Diode

4.1.1 Current-Voltage Characteristic

The ideal diode may be considered to be the most fundamental nonlinear circuit element. It is a two-terminal device having the circuit symbol of Fig. 4 1(a) and the 1/1 characteristic shown in Fig. 4 1(b). The terminal characteristic of the ideal diode can be interpreted as follows. If a negative voltage (relative to the reference direction indicated in Fig. 4 la) is applied to the diode, no current flows and the diode behaves as an open circuit (Fig. 41c) Diodes operated in this mode are said to be reverse biased, or operated in the reverse direction. An ideal diode has zero current when operated in the reverse direction and is said to be cut off, or simply off.

On the other hand, if a positive current irelative to the reference direction indicated in Fig. 4 la) is applied to the ideal diode, zero voltage drop appears across the diode. In other words, the ideal diode behaves as a short circuit in the forward direction (Fig. 4.1d), it passes any current with zero voltage drop. A forward-biased diode is said to be turned on, or simply on

From the above description it should be noted that the external circuit must be designed to limit the forward current through a conducting diode, and the reverse voltage across a cutoff diode, to predetermined values. Figure 4.2 shows two diode circuits that illustrate this point. In the circuit of Fig. 4 2(a) the diode is obviously conducting. Thus its voltage drop will be zero, and the current through it will be determined by the +10-V supply and the T k\O resistor as 10 mV The diode in the circuit of Fig. 4 2(b) is obviously cut off, and thus its current will be zero, which in turn means that the entire 10-V supply will appear as reverse bias across the diode

The positive terminal of the diode is called the anode and the negative terminal the cathode, a carryover from the days of vacuum-tube diodes. The i i characteristic of the ideal diode (conducting in one direction and not in the other) should explain the choice of its arrow like circuit symbol.

As should be evident from the preceding description, the reveharacteristic of the ideal diode is highly nonlinear, although it consists of two straight line segments, they are at 90° to one another. A nonlinear curve that consists of straight-line segments is said to be piecewise linear. If a device having a piecewise-linear characteristic is used in a particular apprication in such a way that the signal across its terminals swings along only one of the linear





Fig. 10. 1.1 The ideal diode (a) diode encurt symbol, (b) 1.1 characteristic (c) equivalent circuit in the reverse direction; (d) equivalent circuit in the forward direction.



 $\pm 10 \text{ V}$

+10 V

Figure 4.2 The two modes of operation of ideal diodes and the use of an external circuit to limit (a) the forward current and (b) the reverse voltage.

segments, then the device can be considered a linear circuit element as far as that particular ctreuit application is concerned. On the other hand, if signals swing past one or more of the break points in the characteristic, linear analysis is no longer possible

4.12 A Simple Application. The Rectifier

A fundamental application of the diede, one that makes use of its severely nonlinear recurve, is the rectifier circuit shown in Fig. 4.3(a). The circuit consists of the series connection of a diode D and a resistor R. Let the input we ltage x be the sinuscid shown in Fig. 4.3(b), and assume the diode to be ideal. During the positive half-cycles of the input sinusoid, the positive v_i will cause current to flow through the diode in its forward direction. It follows that the diode voltage v_i will be very small ideally zero. Thus the circuit will have the equivalent shown in Fig. 4.3(c), and the output voltage v_0 will be equal to the input voltage v_i . On the other hand, during the negative half-cycles of v_i , the diode will not conduct. Thus the circuit will have the equivalent shown in Fig. 4.3(d), and v_i will be zero. Thus the output voltage will have the waveform shown in Fig. 4.3(e). Note that while v_i alternates in polarity and has a zero average value, v_i is unidirectional and has a finite average value or a de component. Thus the circuit of Fig. 4.3(a) rectifies the signal and hence is called a rectifier. It can be used to generate de from ac. We will study rectifier circuits in Section 4.5.




Figure 4.3 (a) Reculier circuit (b) Input waveform. (c) Equivalent circuit when $v_j \ge 0$. (d) Equivalent circuit when $v_j \ge 0$.

4.1 For the circuit in Fig. 4.3(a), sketch the transfer characteristic in versus a Ans. See Fig. E4.1.




Figure E4.1

4.2 For the circuit in Fig. 4.3(a), sketch the waveform of $v_{\rm D}$. Ans. $v_{\rm D} = v_{\rm I} - v_{\rm O}$, resulting in the waveform in Fig. E4.2




Figure E4.2

4.3 In the circuit of Fig. 4.3(1), let v have a peak value of 10 V and $R = 1 \text{ k}\Omega$. Find the peak value of v and the do component of v_0 .

Ans. 10 mA; 3.18 V

Example 4.1

Figure 4.4(a) shows a circuit for charging a 12-V battery. It is a sinusoid with 24-V peak amplitude, find the traction of cach cycle during which the diode conducts. Also, find the peak value of the diode current and the maximum reverse bias voltage that appears across the diode.




Figure 4.4 Circuit and waveforms for Example 4.1.

Solution

The diode conducts when v_c exceeds 12 V, as shown in Fig. 4.4(b). The conduction angle is 2 θ , where θ is given by

$$24\cos\theta = 12$$

Thus $\theta = 60^{\circ}$ and the conduction angle is 120°, or one-third of a cycle.

The peak value of the diode current is given by

$$I_d = \frac{24 - 12}{100} = 0.12 \text{ A}$$

The maximum reverse voltage across the diode occurs when v_{ζ} is at its negative peak and is equal to 24 + 12 = 36 V.

4.1.3 Another Application: Diode Logic Gates

Diodes together with resistors can be used to implement digital logic functions. Figure 45 shows two diode logic gates. To see how these circuits function, consider a positive-logic system in which voltage values close to 0 V correspond to logic 0 (or low) and voltage values close to ± 5 V correspond to logic 1 (or high). The circuit in Fig. 4.5(a) has three inputs, it is, and v. It is easy to see that diodes connected to ± 5 -V inputs will conduct, thus clamping the output v, to a value equal to ± 5 V. This positive voltage at the output will keep the diodes whose inputs are low (around 0 V) cut off. Thus the output will be high if one or more of the inputs are high. The circuit therefore implements the logic OR function, which in Boolean notation is expressed as

$$Y = A + B + C$$

Similarly, the reader is encouraged to show that using the same logic system mentioned above, the circuit of Fig. 4.5(b) implements the logic AND function.




Figure 4.5 Diode logic gates: (a) OR gate: (b) AND gate (in a positive-logic system).

Assuming the diodes to be ideal, find the values of I and I in the circuits of Fig. 4.6.




Figure 4.6 Circuits for Example 4.2.

Solution

In these circuits it might not be obvious at first signt whether none, one, or both diodes are conducting. In such a case, we make a pleasible assumption proceed with the analysis, and then check whether we and up with a consistent solution. For the circuit in Fig. 4 6(a), we shall assume that both diodes are conducting. It follows that I = 0 and I = 0. The circuit froag (D) can now be determined from

Example 4.2 continued

$$I_{02} = \frac{10 - 0}{10} = 1 \text{ mA}$$

Writing a node equation at B.

$$I+1 = \frac{0 - (-10)}{5}$$

results in I = 1 mA. Thus D_1 is conducting as originally assumed, and the final result is I = 1 mA and V = 0 V.

For the circuit in Fig. 4.6(b), if we assume that both diodes are conducting, then $V_B = 0$ and V = 0. The current in D_2 is obtained from

$$T_{\rm in} = \frac{10 - 0}{5} = 2 \text{ mA}$$

The node equation at B is

$$I+2=\frac{0-(-10)}{10}$$

which yields I=I in X. Since this is not possible, our original assumption is *not* correct. We start again, assuming that D is off and D is on. The current I, is given by

$$I_{D2} = \frac{10 - (-10)}{15} = 1.33 \text{ mA}$$

and the voltage at node B is

$$V_B = -10 + 10 \times 1.33 = +3.3 \text{ V}$$

Thus D_t is reverse biased as assumed, and the final result is I=0 and I=3.3 N_t

4.4 Find the values of I and V in the circuits shown in Fig. E4.4.




Figure E4.4




Figure E4.4 (Continued)

Ans. (a) 2 mA, 0 V, (b) 0 mA 5 V (c) 0 mA, 5 V, (d) 2 mA, 0 V, (e) 3 mA, +3 V (f) 4 m V, +1 V

4.5 Figure F4.5 shows a circuit for an ac voltmeter. It utilizes a moving-co.l meter that gives a full-sea circuit. ing when the average current flowing through it is 1 m. Δ. The moving continuer has a 50-Ω resistance




Figure E4.5

Find the value of R that results in the meter indicating a full-scale reading when the input sine-wave voltage τ is 20 V peak-to-peak (Hint.) The average value of Falf-sine waves is $V(\pi)$

Ans. 3.133 kΩ

4.2 Terminal Characteristics of Junction Diodes

The most common implementation of the dode utilizes a prijunction. We have studied the physics of the prejunction and derived its recharacteristic in Chapter 3. That the prejunction is used to implement the diode function should come as no surprise, the prejunction can conduct substantial current in the forward direction and almost no current in the reverse direction. In this section we study the i- τ -characteristic of the pn-junction diode in detail in order to prepare ourselves for diode circuit applications.

Figure 1.7 shows the concharacteristic of a silicon junction dioce. The same characteristic is shown in Fig. 4.8 with some scales expanded and others compressed to reveal details Note that the so, le changes have resulted in the apparent discontinuity at the origin-




Figure 4.7 The $i-\nu$ characteristic of a silicon junction diode




Figure 4.8 The diode is relationship with some scales expanded and others compressed in order to reveal details.

As indicated, the characteristic curve consists of three distinct regions

- 1. The forward-bias region, determined by $v \ge 0$
- 2. The reverse-bias region, determined by v < 0
- 3. The breakdown region, determined by $v < -V_{ZA}$

These three regions of operation are described in the following sections

4.2.1 The Forward-Bias Region

The forward-bias or simply forward region of operation is entered when the terminal witage v is positive. In the forward region the v z relations up is closely approximated by

$$i = I_{S}(e^{\nu r_{r}} - 1) \tag{4.1}$$

In this equation I is a constant for a given diode at a given temperature. A formula for I_s in terms of the diode's physical parameters and temperature was given in Eq.(3.41). The current I, is usually called the saturation current (for reasons that will become apparent shortly). Another name for f_{∞} , and one that we will occasionally use, is the scale current This name arises from the fact that I, is directly proportional to the cross-sectional area of the diode. Thus doubling of the junction area results in a diode with double the value of I. and, as the diode equation indicates, double the value of current i for a given forward voltage r For "small's gual" diodes, which are small size diodes intended for low-power applications, I_c is on the order of 10 ¹ A. The value of I is however, a very strong function of temperature. As a rule of thumb. I doubles in value for every 5. Crise in temperature

The voltage I, in Eq. (4.1) is a constant called the thermal voltage and is given by

$$V_T = \frac{kT}{q} \tag{4.2}$$

where

 $k = \text{Boltzmann's constant} = 8.62 \times 10^{-5} \text{ eV/K} = 1.38 \times 10^{-23} \text{ joules/kelvin}$

T - the absolute temperature in kelvins = 273 + temperature in °C

q = the magnitude of electronic charge = 1.60 × 10⁻¹⁹ coulomb

Substituting $k = 8.62 \times 10^{-5} \text{ eV/K}$ into Eq. (4.2) gives

$$V_T = 0.0862 T, mV ag{4.2a}$$

Thus, at room ten perature (20°C) the value of T₂ is 25.3 mV. In rapid approximate circuit analysis we shall use $V_c = 25 \text{ mV}$ at room temperature.²

For appreciable current i in the forward direction, specifically for $i \approx I$, Eq. (4.1) can be approximated by the exponential relationship

$$i = l_{\varsigma} e^{v' l'_{\tau}} \tag{4.3}$$

It is relationship can be expressed alternatively in the logarithmic form

$$v = V_T \ln \frac{i}{I_S} \tag{4.4}$$

where In denotes the natural (base e) logarithm.

Laution (4.1), the Tiode equation, is sometimes written to include a constant n in the exponentia.

$$i = I_{v}(e^{v \cdot nkt} - 1)$$

within baying a value between 1 and 2 depending on the material and the physical structure of the diode Dodes using the standard integrated circus fabrication processics; bit in I when operated under normore real one. For simplicity, we shall use n = 0 to real out the book, unless otherwise specified A shelit v higher ambanit temperature (2% Corso) is usually assumed for electronic equipment oper thigh deal cabinet. At this temperature 1 25 8 mV. Nevertheless, for the sake of 8 mpacity and haptemote rapid circuit at alysis we shall use the more arithmeticians convenient value of 1 25 ms throughout this book.

The exponential relationship of the current *i* to the voltage *v* holds over many decades of current (a span of as many as seven decades—i.e., a factor of 10—can be found). This is quite a remarkable property of function diodes, one that is also found in bipolar junction transistors and that has been exploited in many interesting applications.

Let us consider the forward i j relationship in Eq. (4.3) and evaluate the current j corresponding to a diode voltage V_1 :

$$I_1 = I_S e^{V_1/V_T}$$

Similarly, if the voltage is V_2 , the diode current I_2 will be

$$I_2 = I_S e^{I_{2^{1/3}}}$$

These two equations can be combined to produce

$$\frac{I_2}{I_1} = e^{-(1-I_1)}$$

which can be rewritten as

$$V_2 - V_1 = V_T \ln \frac{I_2}{I_1}$$

or, in terms of base-10 logarithms,

$$V_2 - V_1 = 2.3 V_T \log \frac{I_2}{I_1}$$
 (4.5)

This equation simply states that for a decade (factor of 10) change in current, the diode voltage drop changes by 2.31., which is approximately 60 mV. This also suggests that the diode tex relationship is most conveniently plotted on semilog paper. Using the vertical, linear axis for v and the horizontal log axis for t, one obtains a straight line with a slope of 60 mV per decade of current.

A glance at the i-i-characteristic in the forward region (Fig. 4.8) reveals that the current is negligibly small for i-smaller than about 0.5 V. This value is usually referred to as the cut-in voltage. It should be emphasized, however, that this apparent threshold in the characteristic is simply a consequence of the exponential relationship. Another consequence of this relationship is the rapid increase of i. Thus, for a "fully conducting" diode, the voltage drop lies in a narrow range, approximately 0.6 V to 0.8 V. This gives rise to a simple "model" for the diode where it is assumed that a conducting diode has approximately a 0.7-V drop across it. Diodes with different current ratings (i.e., different areas and correspondingly different l) will exhibit the 0.7-V drop at different currents. For instance, a small-signal diode may be considered to have a 0.7-V drop at i = 1 mA, while a higher-power diode may have a 0.7-V drop at i = 1 Me will study the topics of diode-circuit analysis and diode models in the next section.

Example 4.3

0

A silicon diode said to be a 1-mA device displays a forward voltage of 0.7 V at a current of 1 mA same manufacture that conducts $1.4 \times 10.7 \text{ V}^{-2}$

Solution

Since

$$i = I_c e^{2\nu/v_c}$$

then

$$I_{s} = ie^{-i}$$

For the 1-mA diode.

$$I_S = 10^{-3} e^{-700/25} = 6.9 \times 10^{-16} \text{ A}$$

The diode conducting 1-X at 0.7 V corresponds to one-thousand 1-m X diodes it parallel with a total function area 1000 times greater. Thus I_s is also 1000 times greater.

$$I_{\rm s} = 6.9 \times 10^{-13} \, {\rm A}$$

Since both L and corrections of temperature, the forward cocharacteristic varies with temperature, as illustrated in Fig. 4.9. At a given constant diode current, the voltage crop across the grode decreases by approximately 2 my for every 1. Concrease in temperature. The change in ciode voltage with temperature has been exploited in the design of electronic thermometers




Figure 4.9 Temperature dependence of the diode forward characteristic. At a constant current, the voltage drop decreases by approximately 2 mV for every 1°C increase in tempera-

- 4.6. Find the charge in diode voltage if the current charges from 0.1 mA to 180 mA. Ans. 120 mV
- 4.7 A silicon, unction diode his e = 0.7 V at a = 1.5 Time the voltage drop a a = 0.1 m x and t = 10 mA.

Ans. 0.64 V: 0.76 V

4.8.1 sing the fact that a sincon diode has I = 0. Vat 28.1 and that I increases by 15° aper 10° se in temperature, find the value of I, at 125°C. Ans. 1,17 × 10 * A

4.2.2 The Reverse-Bias Region

The reverse-bias region of operation is entered when the diode voltage v is made negative. Equation (4.1) predicts that if v is negative and a few times larger than $V_T(25 \text{ mV})$ in magnitude, the exponential term becomes negligibly small compared to unity, and the diode current becomes


$$i \simeq -l_s$$

That is, the current in the reverse direction is constant and equal to I. This constancy is the reason behind the term saturation current.

Real diodes exhibit reverse currents that, though quite small, are much larger than I. For instance, a small-signal diode whose I is on the order of 10.34 A to 10.5 A could show a reverse current on the order of 1.64. The reverse current also increases somewhat with the increase in magnitude of the reverse voltage. Note that because of the very small magnitude of the current, these details are not clearly evident on the diode I. Picharacteristic of Fig. 4.8.

A large part of the reverse current is due to leakage effects. These leakage currents are proportional to the function area just as I is. Their dependence on temperature, however, is different from that of I. Thus, whereas I doubles for every 5. Crise in temperature, the corresponding rule of thamb for the temperature dependence of the reverse current is that it doubles for every 10°C rise in temperature.

4.9 The diode in the circuit of Fig. 1.4.9 is a large high-current device whose reverse leakage is reasonably independent of voltage. If V = 1. V at 20°C, find the value of V at 40°C and at 0°C



4.2.3 The Breakdown Region

The third distinct region of diode operation is the breakdown region, which can be easily identified on the diode i v characteristic in Fig. 4.8. The breakdown region is entered when the magnitude of the reverse voltage exceeds a threshold value that is specific to the particular diode, called the **breakdown voltage**. This is the voltage at the "knee" of the i v-curve in Fig. 4.8 and is denoted V_{ZP} , where the subscript Z stands for zener (see Section 3.5.3) and X denotes knee.

As can be seen from Lig. 4.8, in the breakdown region the reverse carrent increases rap idly, with the associated increase in voltage drop bone very small. Diode breakdown is nor mally not destructive, provided the power dissipated in he diode is limited by external circuity to a "safe" level. This safe value is normally specified in the device data sheets. It therefore is necessary to limit the reverse current in the breakdown region to a value consistent with the permissible power dissipation.

The fact that the diode i is characteristic in breakcown is almost a vertical line enables it to be used in voltage regulation. This subject will be studied in Section 4.5

4.3 Modeling the Diode Forward Characteristic

Having studied the diode terminal characteristics we are now ready to consider the analysis of creatis employing forward-conducting diodes. Figure 4.10 shows such a circuit. It coasists of a descurce V_{ij} a resistor R_i and a diode. We wish to analyze this circuit to determine the diode voltage 1 and current 2. Toward that end we consider developing a variety of models to the operation of the diode. We already know of two such models, the ideal-diode model, and the exponential model. In the following discussion we shall assess the suitability of these two models in various analysis situations. Also, we shall cevelep and comment on other models. This material, besides being a setul in the analysis and design of diode circuits, establishes a foundation for the modeling of transistor operation that we will study in the next two chapters

4.3.1 The Exponential Model

The most accurate description of the diode operation in the forward region is provided by the exponential model. Unfortunately, however, its severely nonlinear nature makes this model the most difficult to use To illustrate let's analyze the circuit in Fig. 4 10 us ug the exponential diode model.

Assuming that I₁, is greater than 0.5 V or so, the dicde current will be much greater than I_{ij} and we can represent the diode i_{ij} characteristic by the exponential relationship, resulting in

$$I_D = I_S e^{\dagger_D / \epsilon_V} \tag{4.6}$$

The other equation that governs circuit operation is obtained by writing a Kirchao Loop. equation, resulting in

$$I_D = \frac{V_{\partial D} - V_D}{R} \tag{4.7}$$

Assuming that the diode parameter I is known, Lqs. (4.6) and (4.7) are two equations in the two inknown quantities I and I Iwo alternative ways for obtaining the solution are graphical analysis and iterative analysis.




Figure 4.10 A simple circuit used to adustrate the analysis of circuits in which the diode is forward conducting.

4.3.2 Graphical Analysis Using the Exponential Model

Graphical analysis is performed by plotting the relationships of Eqs. (4.6) and (4.7) on the replane. The solution can then be obtained as the coordinates of the point of intersection of the two graphs. A sketch of the graphical construction is shown in Fig. 4.11. The curve represents the exponential diode equation (1.4.4.6), and the straight line represents Eq. (4.7) resents the exponential diode equation (1.4.4.6), and the straight line represents Eq. (4.7). Such a straight line is known as the load line, a name that will become more meaningful in later chapters. The load line intersects the diode curve at point Q_s , which represents the operating point of the circuit. Its coordinates give the values of I_s and I_s .

Graphical analysis aids in the visualization of circuit operation. However, the effort involved in performing such an analysis, particularly for complex circuits, is too great to be justified in practice.




Figure 4.11 Graphical analysis of the circuit in Fig. 4.10 using the exponential diode model

4.3.3 Iterative Analysis Using the Exponential Model

Equations (4.6) and (4.7) can be solved using a simple iterative procedure, as illustrated in the following example.

Example 4.4

Determine the current I, and the diode voltage V_0 for the circuit in Fig. 4.10 with $V_{00} = 5$ V and R = 1 k Ω . Assume that the diode has a current of 1 mA at a voltage of 0.7 V.

Solution

To begin the iteration, we assume that $V_2 \approx 0.7 \text{ V}$ and use Eq. (4.7) to determine the current,

$$I_{ij} = \frac{I_{ijl} - I_{ij}}{R}$$

$$\frac{5 - 0.7}{1} = 4.3 \text{ mA}$$

We then use the diode equation to obtain a better estimate for 1. This can be done by employing Eq. (4.5), namely,

$$V_2 - V_1 = 2.3 V_T \log \frac{I_2}{I_1}$$

Substituting $2.3 V_t = 60 \text{ mV}$, we have

$$V_2 = V_1 + 0.06 \log \frac{I_2}{I}$$

Substituting V = 0.7 V, I = 1 mA, and $I_0 = 4.3 \text{ mA}$ results in $V_0 = 0.738 \text{ V}$. Thus the results of the first iteration are 1, 43 mA and 1, = 0.738 V. The second iteration proceeds in a similar manner

$$I_D = \frac{5 - 0.738}{1} = 4.262 \text{ mA}$$

$$V_2 = 0.738 + 0.06 \log \left[\frac{4.262}{4.3} \right]$$
= 0.738 V

Thus the second iteration yields L = 4.262 mA and $\Gamma = 0.738$ V. Since these values are very close to the values obtained after the first iteration, no fartner iterations are necessary, and the so ut on is $I_p = 4.262 \text{ mA} \text{ and } V_p = 0.738 \text{ V}.$

4.3.4 The Need for Rapid Analysis

The iterative analysis procedure utilized in the example above is simple and yields accurate results after two or three iterations. Nevertheless, there are situations in which the effort and time required are still greater than can be justified. Specifically, if one is doing a pencil-andpaper design of a relatively complex circuit, rapid circuit analysis is a necessity. Through quick analysis, the designer is able to evaluate various possibilities before deciding on a suitable circuit design. To speed up the analysis process one must be content with less precise results. This however, is seldom a problem, because the more accurate analysis can be postponed intil a final or almost-final design is obtained. Accurate analysis of the almost-final design can be performed with the aid of a computer circuit-analysis program such as SPICE (see Appendix B and the disc). The results of such an analysis can then be used to further refine or "fine-tune" the design.

To speed up the analysis process, we must find a simpler model for the dode forward characteristic.

4.3.5 The Constant-Voltage-Drop Model

The simplest and it ost widely used diode model is he constant-vo tage-drop model. This model is based on the observation that a forward-conducting diode has a voltage drop that vines in a relatively narrow range, say 0.6 to 0.8 V. The model assumes this voltage to be constant at a value, say, 0.7 V. This development is illustrated in Fig. 4.12




Figure 4.12 Development of the diode constant voltage-drop model. (a) the exponential characteristic (b) approximating the exponential characteristic by a constant voltage usually about 0.7 V. (c) the resulting model of the foward-conducting diodes.

The constant-voltage-drop model is the one most frequently employed in the initial phases of analysis and design. This is especially true if at these stages one does not have detailed information about the diode characteristics, which is often the case.

Finally, note that if we employ the constant-voltage-drop model to solve the problem in Example 4.4, we obtain

$$V_D = 0.7 \text{ V}$$

and

$$I_D = \frac{V_{DD} - 0.7}{R}$$
$$- \frac{5 - 0.7}{1} = 4.3 \text{ mA}$$

which are not very different from the values obtained before with the more elaborate exponential model

4.3.6 The Ideal-Diode Model

In applications that involve voltages much greater than the diode voltage drop (0.6 V 0.8 V), we may neglect the diode voltage drop altogether while calculating the diode current. The result is the ideal-diode model, which we studied in Section 4.1. For the circuit in Examples 4.4 (i.e., Fig. 4.10 with $V_{ij} = 5$ V and R = 1 k Ω), at lization of the ideal diode mode, leads to

$$V_D = 0 \text{ V}$$

$$I_D = \frac{5 - 0}{1} = 5 \text{ mA}$$

which for a very quick analysis would not be bad as a gross estimate. However, with almost no additional work, the 0.7-V-drep model yields much more realistic results. We note however, that the greatest utility of the ideal-diode model is in determining which diodes are on and which are off in a multidiode circuit, such as those considered in Section 4.1.

4.10 For the circuit in Fig. 4.10, find I and V for the case $V_0 = 5$ V and R = 10 k Ω . Assume that the diode has a voltage of 0.7 V at 1-mA current. Use (a) iteration and (b) the constant-voltage-drop. model with $V_p = 0.7 \text{ V}$.

Ans. (a) 0.43 mA, 0.68 V; (b) 0.43 mA, 0.7 V

D4.11 Design the circuit in Fig. 1.4.13 to provide an output voltage of 2.4.V. Assume that the diodes available have 0.7-V drop at 1 mA.



Figure E4.11

Ans. $R = 139 \Omega$

4.12 Repeat Exercise 4.4 using the CPA -drop model to obtain better estimates of I and I than those found in Exercise 4.4 (using the ideal diode model) Ans (a) 1.72 n.A. 0.7 V, (b) 0 m.A. 5 V, (c) 1 m.A. 5 V, (d) 1.72 m.A. 0.7 V (e) 2.3 m.A. +2.3 V. (f) 3.3 mA, +1,7 V

4.3.7 The Small-Signal Model

There are applications in which a diode is biased to operate at a point on the forward 1-11 characteristic and a small ac signal is superimposed on the de quantities. For this situation, we first have to determine the dc operating point $(V_D \text{ and } I_D)$ of the diode using one of the models discussed above Most frequently, the 0.7-V-drop model is utilized. Then, for small-signal operation around the dc bias point, the diode is modeled by a resistance equal to the inverse of the slope of the tangent to the exponential i-v characteristic at the bias point The technique of biasing a nonlinear device and restricting signal excursion to a short, almost-linear segment of its characteristic around the bias point is central to designing linear amplifiers using transistors, as will be seen in the next two chapters. In this section, we develop such a small-signal model for the junction diode and illustrate its application.




Figure 4.13 Development of the diode small-signal model.

Consider the conceptual circuit in Fig. 4.13(a) and the corresponding graphical representation in Fig. 4.13(b). A devoltage I_1 , represented by a battery, is applied to the dicide, and a time-varying signal v(t), assumed (arbitrarily) to have a triangular waveform is superimposed on the devoltage I_1 . In the absence of the signal v(t), the diode voltage is equal to I_2 and correspondingly, the diode will conduct a decurrent I_2 given by

$$I_D = I_8 e^{I_D I_T} (4.8)$$

When the signal $v_i(t)$ is applied, the total instantaneous diode voltage $v_i(t)$ will be given by

$$v_D(t) = V_D + v_d(t) \tag{4.9}$$

Correspondingly, the total instantaneous diode current $i_0(t)$ will be

$$i_D(t) = I_S e^{V_D/V_{\xi}} (4.10)$$

Substituting for v_p from Eq. (4.9) gives

$$I_D(t) = I_S e^{-(\omega + V_{or}) I_T}$$

$$\tag{4.11}$$

which can be rewritten

$$t_D(t) = I_S e^{V_D/V_T} e^{V_d/V_T}$$

Using Eq. (4.8) we obtain

$$i_D(t) = I_D e^{v_d/v_T} \tag{4.12}$$

Now if the amplitude of the signal $v_d(t)$ is kept sufficiently small such that

$$\frac{v_d}{V_r} \le 1 \tag{4.13}$$

then we may expand the exponential of Eq. (4.12) in a series and truncate the series after the first two terms to obtain the approximate expression

$$i_D(t) = I_D \left(1 + \frac{v_d}{V_T} \right) \tag{4.14}$$

This is the small-signal approximation. It is valid for signals whose amplitudes are smaller than about 5 mV (see Eq. 4.13, and recall that $V_7 = 25$ mV).

From Eq. (4.14) we have

$$i_D(t) = I_D + \frac{I_D}{V_T} v_d$$
 (4.15)

Thus, superimposed on the do current I, we have a signal current component directly proportional to the signal voltage v₀. That is,

$$i_D = I_D + i_d$$
 (4.16)

where

$$i_d = \frac{I_L}{V_r} \nu_d \tag{4.17}$$

For r = 5 mV, $r_2 = 1 = 0.2$. Thus the next term in the series expansion of the exponential will be $r = 0.2^2 = 0.02$, a factor of 10 lower than the linear term we kept.

The quantity relating the signal current i_a to the signal voltage v_a has the dimensions of conductance, mhos (3), and is called the diode small-signal conductance. The inverse of this parameter is the diode small-signal resistance, or incremental resistance / .

$$r_d = \frac{V_I}{I_D} \tag{4.184}$$

Note that the value of r_i is inversely proportional to the bias current I

Let us return to the graphical representation in Fig. 4-13(b). It is easy to see that using the small signs, approximation is equivalent to assuming that the signal amplitude is sufficiently smed sice that the exposured my the recovery limited to a short almost linear segment The slope of this segment, which is equal to the slope of the tangent to the i a curve at the operating point O is equal to the small-signal conductance. The reader is encouraged to prove that the slope of the r course at $r \in I$ is equal to $I \in I_{r_0}$, which is $1 \in r_{r_0}$, that is,

$$r = 1 / \left[\frac{\partial i_D}{\partial v_D} \right]_{i_D = l_D} \tag{4.19}$$

From the preceding we conclude that superimposed on the quantities 1 and 7 that define the de bias point or quiescent point of the diode will be the small signal quantities a (7) and i (i) which are related by the da de small signal resistance is evaluated at the bias point (Eq. 4.18) Thas the small signal analysis can be performed separately from the de bias analysis a great convenience that results from the linear zation of the diode characteristics inherent in the small-signal approximation. Specifically, after the de analysis is performed, the small signal equivalent circuit is obtained by elim to ting all de sources (i.e., short circuiting de voltage sources and open-circuiting decurrent sources) and replacing the diode by its small-signal resis tance. The following example should inustrate the application of the small-signal model

Example 4.5

Consider the circuit shown in Fig. 4.14(a) for the case in which $R = 10 \text{ k}\Omega$. The power supply 1.1 has a devalue of 10 V on which is superimposed a 66-Hz sinusoid of 1-V peak amplitude. (This "signal" component of the power-supply voltage is an imperfection in the power-supply design. It is known as the power-supply ripple. More on this later.) Calculate both the devoltage of the diode and the amplitude of the sine-wave signal appearing across it. Assume the diode to have a 0.7-V drop at 1-mA current




Figure 4.14 (a) Cream to Example 4.5 (b) Creat for calculating the deloperating point (c) Small-signal

Solution

Considering dequantities only we assume 17 = 0.7 V and calculate the diode de current

$$I_D = \frac{10 - 0.7}{10} = 0.93 \text{ mA}$$

Since this value is very close to 1 mA, the diode veltage will be very close to the assumed value of 0.7 V. At this operating point, the diode incremental resistance r_d is

$$r_d = \frac{\nu_I}{I_D} = \frac{25}{0.93} = 26.9 \ \Omega$$

The signal voltage across the diode can be found from the small-signal equivalent circuit in Fig. 4.14(c). Here is denotes the 60-Hz 1-V peak sinusoidal component of F, and is the corresponding signal across the diode. Using the voltage-divider rule provides the peak amplitude of a as follows:

$$v_d$$
 (peak) = $\hat{V}_a \frac{r_d}{R + r_d}$
= $1 \frac{0.0269}{10 + 0.0269} = 2.68 \text{ mV}$

I mally we note that since this value is quite small, our use of the small-signal model of the diode is justified.

Finally, we note that while r mode's the small-signal operation of the diode at low frequencies, its dynamic operation is modeled by the capacitances C and C, which we still died in Section 3 6 and which also are small-signal parameters. A complete model of the diode includes C and C_i in parallel with r_i .

43.8 Use of the Diode Forward Drop in Voltage Regulation

A further application of the diode small-signal model is found in a popular diode application. namely, the use of diodes to create a regulated voltage. A voltage regulator is a circ nt whose purpose is to provide a constant de voltage between as autput terminals. The output voltage is required to remain as constant as possible in spite of a changes in the load current drawn from the regula or output terminal and (b) changes in the de power supply collage that feeds the regulator circuit. Since the forward voltage drop of the diode remains almos, constant at approximately 0.7 V while the current through it varies by relatively large amounts, a forwardbused diode can make a simple voltage regulator. For instance, we have seen in Example 4.5 that while the 10-X de supply x strage had a tipple of 2 x peak-to-peak (a + 10%) variation), the estresponding ripple in the diode voltage was only about \$27 mV (a \$1) 4% variation). Regullated voltages greater than 0.7 Vicar be obtained by conjecting a number of diodes in series For example, the use of three forward-biased diodes in selies provides a voltage of about 2 V One such circum is investigated in the following example, which is these the dio lessmall signal model to quantify the efficacy of the voltage regulator that is realized.

Example 4.6

Consider the circuit shown in Fig. 4.15. A string of three diodes is used to provide a constant voltage of about 2.1 V. We want to calculate the percentage change in this regulated voltage caused by (a) a of about 2.1 V. We want to calculate the percentage change in this regulated voltage caused by (a) a $\pm 10^6$ behange in the power-supply voltage and (b) compection of a 1-k Ω load resistance.




Figure 4.15 Circuit for Example 4.6.

Solution

With no load, the nominal value of the current in the diade string is given by

$$I = \frac{10 - 2.1}{1} = 79 \,\text{mA}$$

Thus each diode will have an incremental resistance of

$$r_d = \frac{1}{I}$$

Thus,

$$r_d = \frac{25}{7.9} = 3.2 \ \Omega$$

The three diodes in series will have a total incremental resistance of

$$r = 3r_s = 96 \Omega$$

This resistance, along with the resistance R, forms a voltage divider whose ratio can be use I to calculate the change in output veltage due to 0.210° (1.0.11-V) change in supply voltage. Thus the peak-to-peak change in output voltage will be

$$\Delta v_O = 2 \frac{r}{r+R} = 2 \frac{0.0096}{0.0096+1} = 19 \text{ mV peak-to-peak}$$


That is, corresponding to the $\pm 1/V$ ($\pm 10\%$) change in supply vo tage, the output voltage will change by ± 9.5 mV or ± 0.5 %. Since this implies a change of about ± 3.2 mV per diode, our use of the small-signal model is justified.

When a load resistance of 1 kΩ is connected across the diode string at draws a current of approximately 2.1 mA. Thus the current in the diodes decreases by 2.1 mA. resulting in a decrease in voltage across the diode string given by

$$\Delta v_0 = -2.1 \times r = -2.1 \times 9.6 = -20 \text{ mV}$$

Since this implies that the voltage across each diode decreases by about 6.7 mV our use of the small signal model is not entirely justified. Nevertheless, a detailed calculation of the voltage change using the exponential model results in $\Delta v_{ej} = 23$ mV, which is not too different from the approximate value obtained using the incremental model.

- 4.13 Find the value of the diode small signal resistance r, at bias currents of 0.1 mA, 1 mA, and 10 mA Ans. 250Ω ; 25Ω , 25Ω
- 4.14 Consider a diode biased at 1 mA. Find the change in current as a result of changing the voltage by (a) 10 mV, (b) 5 mV, (c) +5 mV, and (d) +10 mV. In each case, do the calculations (i) using the small-signal model and (ii) using the exponential model. Ans (a) 0.40, 0.33 mA (b) 0.20, 0.18 mA, (c) +0.20, +0.22 mA (d) +0.40, +0.49 mA
- D4 15 Design the arcuit of Fig. 14 15 so that I = 3 V when I = 0, and I, changes by 20 mV per 1 mA of load current.
 - (a) Use the small-signal model of the diode to find the value of R.
 - (b) Specify the value of I, of each of the diodes.
 - (c) For this design, use the diode exponential model to determine the actual change in 1 when a current $I_i = 1$ mA is drawn from the regulator.



Ans. (a) $R = 2.4 \text{ k}\Omega$; (b) $I_c = 4.7 \times 10^{-16} \text{ A}$; (c) -22.3 mV

4.4 Operation in the Reverse Breakdown Region—Zener Diodes

The very steep is curse that the dode exhibits in the breakdown region (Fig. 4.8) and the aimost-constant voltage drop that this ir dicates, suggest that diodes operating in the breakdown fegicn can be used in the design of voltage regulators. From the previous section, the reader

will recall that voltage regulators are circuits that provide a constant de output voltage in the face of changes in their load current and in the system power-supply voltage. This in fact turns out to be an important application of diodes operating in the reverse-breakdown region, and special diodes are manufactured to operate specifically in the breakdown region. Such diodes are called breakdown diodes or, more commonly, as noted earlier, zener diodes

Figure 4.16 shows the circuit symbol of the zener diode. In normal applications of zener diodes, current flows into the cathode, and the cathode is positive with respect to the anode thoses, current flows into the cathode, and the cathode is positive with respect to the anode. Thus I_Z and V_Z in Fig. 4.16 have positive values.

$$I_Z$$
 V_Z + Figure 4.16 Circuit symbol for a zener diode

4.4.1 Specifying and Modeling the Zener Diode

Figure 4.17 shows details of the diode t τ characteristic in the breakdown region. We observe that for currents greater than the knee current I, (specified on the data sheet of the zener diode), the t- τ characteristic is almost a straight line. The manufacturer usually specifies the voltage across the zener diode I at a specified test current, I. We have indicated these parameters in Fig. 4.17 as the coordinates of the point labeled Q. Thus a 6.8-V




Figure 4.17 The diode 1-v characteristic with the breakdown region shown in some detail

zener diode will exhibit a 6.8 V drep at a specified test current of, say, 10 mA. As the curreal through the zener deviates from I., the voltage across it will charge though only slightly. Figure 4.17 shows that corresponding to current change. With zener voltage changes by ΔV, which is related to ΔI by

$$\Delta V = r_z \Delta I$$

where r is the inverse of the slope of the almost-linear r recurve at point Q. Resistance r is the incremental resistance of the zener diode at operating point Q. It is also known as the dynamic resistance of the zener and its value is specified on the device data sheet. Typically r is in the range of a few ohms to a few tens of ohms. Obvious v, the lower the value of r is, the more constant the zener voltage remains as its current varies, and thus the more ideal its performance becomes in the design of voltage regulators. In this regard, we observe from Fig. 4.17 that while r remains low and almost constant over a wide range of current, its value increases considerably in the vicinity of the knee. Therefore, as a general design guideline, one should avoid operating the zener in this low-current region.

Zener glodes are fabricated with voltages 1. In the range of a few volts to a few hundred velts in addition to specifying F (at a particular current F), F, and F, the manufacturer also specifies the maximum power that the device can safely dissipate. Thus a 0.5 W 6.8 V zener diode can operate safely at currents up to a maximum of about 70 mA

The almost-mear is a characteristic of the zener mode suggests that the device can be modeled as indicated in Fig. 4.1x. Here I - denotes the point at which the straight line of slope 1 / intersects the voltage axis (refer to Fig. 4.12). Although 1 / is shown in Fig. 4.12 to be slightly different from the knee voltage 1,, in practice their values are almost equal The equivalent circuit model of Fig. 4.18 can be analytically described by

$$V_2 = V_{70} + r J_2 \tag{4.20}$$

and it applies for $I_z > I_{zx}$ and, obviously, $V_z > V_{zx}$.



Figure 4.18 Model for the zener diode.

4.4.2 Use of the Zener as a Shunt Regulator

We now illustrate, by way of an example, the use of zener diodes in the design of smint regtrators, so named because the regulator o rount appears in parallel (shunt, with the load

Example 4.7

The 6.8-V zener diode in the circuit of Fig. 4.19(a) is specified to have $V_z = 6.8 \text{ V}$ at $I_z = 5 \text{ m/s}$, $v = 20 \Omega$, and $I_{cs} = 0.2 \text{ m/s}$. The supply voltage V_z is normally 10 V but can vary by $\pm 1 \text{ V}$.




Figure 4.19 (a) Creat for Example 4.7 (b) The creat with the zener diode replaced with its equivalent circuit model.

- (a) Find V_0 with no load and with V^* at its nominal value.
- (b) Find the charge in V resulting from the ± 1 V change in V. Note that $(\Delta I_0, \Delta V^*)$, usually expressed in mV/V, is known as line regulation.
- (c) Find the change in I, resulting from connecting a load resistance R that craws a current L=1 mA, and hence find the load regulation $(\Delta V_O/\Delta I_I)$ in mV/mA.
- (d) Find the change in V_0 when $R_1 = 2 \text{ k}\Omega$.
- (e) Find the value of V_0 when $R_L = 0.5 \text{ k}\Omega$.
- Ct What is the minimum value of R_i for which the diode still operates in the breakdown region?

Solution

First we must determine the value of the parameter V of the zener diode model. Substituting V, 6.8 V, $I_2 = 5 \text{ m.V}$, and $v = 20 \Omega$ in Eq. (4.20) yields $I_{26} = 6.7 \text{ V}$. Figure 4.19(5) shows the circuit with the zener diode replaced with its model.

(a) With no load connected, the current through the zener is given by

$$I_Z = I = \frac{V^2 - V_{Z0}}{R + r_z}$$

= $\frac{10 - 6.7}{0.5 + 0.02} = 6.35 \text{ mA}$

Thus,

$$V_O = V_{Z0} + I_{ZT_z}$$

= 6.7 + 6.35 × 0.02 = 6.83 V

(b) For a +1-V change in 17, the change in output voltage can be found from

$$\Delta V_O = \Delta V' \frac{r_z}{R + r_z}$$

$$= +1 \cdot \frac{20}{50 \cdot r + 20} = \pm 38.5 \text{ mV}$$

Thus.

Line regulation = 38.5 mV/V

(e) When a load resistance R that draws a load current I = 1 in V is connected, the zener current will decrease by 1 m V. The corresponding change in zener veltage can be found from

$$\Delta V_O = r_z \Delta I_z$$
$$= 20 \times -1 = 20 \text{ mV}$$

Thus the load regulation is

Load regulation
$$\equiv \frac{\Delta V_{\phi}}{\Delta I_{L}} = -20 \text{ mV/mA}$$

(d) When a load resistance of 2 kΩ is connected, the load current will be approximately $6.8 \text{ V}/2 \text{ k}_{12} = 3.4 \text{ m/s}$. Thus the change in zener current will be $\text{M}_{\odot} = 3.4 \text{ m/s}$, and the corresponding change in zener voltage (output voltage) will thus be

$$\Delta V_O = r_* \Delta I_*$$
$$= 20 \times -3.4 = -68 \text{ mV}$$

This calculation, however, is approximate, because it neglects the charge in the current I. A more accurate estimate of A₁, can be obtained by analyzing the circuit in Fig. 4 19(b). The result of such an analysis is $\Delta V_o = -70$ mV.

te) An R of $0.5 \text{ k}\Omega$ would draw a load current of 6.8 0.5 - 13.6 m V. This is not possible, because the current I supplied through R is only 6.4 in λ (or $\lambda = 10 \text{ Å}$). Therefore, the zener must be cut off If this is indeed the case, then F is determined by the voltage divider formed by R and K(Fig, 4.19a).

$$10 \frac{R}{R+R}$$

$$10 \frac{0.8}{0.5 \times 0.5} = 5.5$$

Since this voltage is lower than the breakdown voltage of the zener, the diode is indeed no longer operating in the breakdown region.

(1) For the zener to be at the edge of the breakdown region $I = I_{\infty} = 0.2$ in X and $I = -\infty$, = 6.7 X. Withis point the lowes (worst-case) current supplied brough R is 19-6%, 1.5-4.5 m.), and thus the load current is 4.6 - 0.2 = 4.4 mA. The corresponding value of R_i is

$$R_L = \frac{6.7}{4.4} = 1.5 \text{ k}\Omega$$

4.4.3 Temperature Effects

The dependence of the zener voltage V_Z on temperature is specified in terms of its temperature coefficient TC, or temco as it is commonly known, which is usually expressed in the coefficient TC of temco as it is commonly known, which is usually expressed in mV/°C. The value of TC depends on the zener voltage, and for a given diode the 1C varies mV/°C. The value of TC depends on the zener voltage, and for a given diode the 1C varies mV/°C. The value of TC depends on the zener voltage, and for a given diode the 1C varies mV/°C. The value of TC depends on the zener voltage exhibit a positive 1C. The 1C of a tive 1C. On the other hand, zeners with higher voltages exhibit a positive 1C. The 1C of a zener diode with a positive temperature coefficient of perature coefficient is to connect a zener diode with a positive temperature coefficient of perature coefficient is to connect a zener diode with a positive temperature coefficient of perature coefficient is to connect a zener diode with a positive temperature coefficient of the series with a forward-conducting diode. Since the forward conducting diode has a voltage drop of $V_Z + 0.7$ with a TC of about zero.

EXERCISES

4.16 A zener diode whose no nimal voitage is 10 V at 10 mA has an increment il resistance of 50 \(\text{12}\) What voltage do viu expect if the diode carrent is halved "Doah ed" What is the value \(\text{o} \) \(\text{o} \) in the zener model?

Ans. 9.75 V; 10.5 V; 9.5 V


- 4.17 A zener diode exhibits a constant veltage of 5.6 V for currents greater than five times the knee current. I, its specified to be 1 mA. The zener is to be used in the design of a shunt regulator fed from a 15 V supply. The load-current varies over the range of 0 mA to 15 mA. In dia suitable value for the resistor R. What is the maximum power dissipation of the zener diode?
 Ans. 470 Ω, 112 mW.
- 4.18 A shunt regulator utilizes a zener crode whose voltage is 5. V at a current of 50 m V and whose incremental resistance is 7 Ω. The diode is fed from a supply of 15-V nominally oltage through a 200-Ω resistor. What is the output voltage at no load? Find the line regulation and the load regulation. Ans. 5.1 V; 33.8 mV/V; –7 mV/mA.

4.4.4 A Final Remark

Though simple and useful, zener diodes have lost a great deal of their popularity in recent years. They have been virtually replaced in voltage-regulator design by specially designed integrated circuits (10 s) that perform the voltage regulation function much more effectively and with greater flexibility than zener diodes.

4.5 Rectifier Circuits

One of the most important applications of diodes is in the design of rectifier circuits. A diode rectifier forms an essential building block of the he power supplies required to power electronic equipment. A block diagram of such a power supply is shown in Fig. 4.21. As indicated, the power supply is fed from the 120-V (rms) 60-Hz ac line, and it delivers to voltage it. (Istaally in the range of 5 V to 20 V) to an electronic circuit represented by the



Flaure 4.20 Block diagram of a dc power supply.

and block. The devoltage I is required to be as constant as possible in spite of variations in the acline voltage and in the current drawn by the load.

The first block in a dc power supply is the **power transformer**—t consists of two separate coils wound around an iron core that magnetically couples the two windings. The **primars winding**, having V_i turns, is connected to the 120-V ac supply, and the **secondary winding** having V_i turns, is connected to the circ iit of the dc power supply. Thus an ac voltage v_i of 120($V_i = V_i$) V_i (rms) develops between the two terminals of the secondary winding. By selecting an appropriate turns ratio ($V_i = V_i$) for the transformer, the designer can step the line voltage down to the value required to yield the particular dc voltage cutput of the supply. For instance, a secondary voltage of 8-V rms may be appropriate for a dc or tput of 5 V. This can be achieved with a 15.1 turns ratio.

in addition to providing the appropriate sinusoidal amplitude for the do power supply, the power transformer provides electrical isolation between the electronic equipment and the power line circuit. This isolation minimizes the risk of electric shock to the equipment user

The diode rectifier converts the input sinusoid ϵ to a unipolar output, which can have the palsating waveform indicated in Fig. 4.20. Although this waveform has a nenzero average or a decomponent, its palsating nature makes it unsuitable as a desource for electronic encurs, hence the need for a fifter. The variations in the magnitude of the rectifier output are considerably reduced by the fifter block in Fig. 4.20. In the following sections we shall study a number of rectifier circuits at distance implementation of the output fifter.

The output of the rectifier filter, though much more constant than without the filter, still contains a time-dependent component, known as ripple. To reduce the ripple and to stabilize the magnitude of the de cutput voltage of the supply against variations caused by changes in load cutrent, a voltage regulator is employed. Such a regulator can be implemented using the zener shurl regulator configuration studied in Section 4.4. Alternatively, and much incre commonly at present, an integrated circuit regulator can be used.

4.5.1 The Half-Wave Rectifier

He half-wave rectifier utilizes alternate half-eyeles of the tip it simus nd. Figure 4.21(a) shows the circuit of a half-wave rectifier. This circuit was analyzed in Section 4.1 (see Fig. 4.3) assuming an ideal diode. Using the more realistic constant voltage drop diode model, we obtain

$$v_o = 0, v_s < V_D (4.21a)$$

$$v_0 = v_S + V_D, \qquad v_S \ge V_c \tag{4.21b}$$




Figure 4.21 (a) If the vasce of the (b) Transfer characteristic of the rest for execute (c) Input and output waveforms

The transfer characteristic represented by these equations is sketched in Fig. 4.21(b) where $U_{\rm c}=0.7$ V or 0.8 V. Figure = 21(c) shows the output voltage obtained when the input ν is a sinusoid.

In selecting clodes for rect fier design, two important parameters must be specified the corresponding capability required of the diode, determined by the largest current the diode is expected to conduct, and the **peak inverse voltage** (PIV) that the diode must be able to withstand without breakd, with determined by the largest reverse voltage that is expected to appear across the dicde. In the rectifier circuit of Fig. 4.2 (a), we observe that when regative the diode will be cut off and v_0 will be zero. It follows that the PIV is equal to the peak of v_0 .

$$PIV = V_c (4.22)$$

It is us fally pradent, however, to select a diode that has a reverse breakdown voltage at least 5.1 c greater than the expected PIV

Before leaving the half-wave rectifier, the reader should note two points. First, it is possible to use the diode exponential characteristic to determine the exact transfer characteristic of the rect fier (see Problem 4.65). However, the amount of work involved is usually too great to be justified in practice. Of course, such an analysis can be easily done using a comnuter circuit-analysis program such as SPICE.

Second, whether we analyze the circuit accurately or not at should be obvious that this circuit does not function properly when the input signa is small for instance, this circuit cannot be used to rectify an input sinusoid of 100-mV amplitude. For such an application one resorts to a so-called precision rectifier, a circuit utilizing diodes in conjunction with opamps One such circuit is presented in Section 4.5.5.

4.19 For the half wave rectifier circuit in Fig. 4.21(a), show the following (a) For the half eyeles during which the diode conducts, conduction begins at an angle $\theta = \sin^{-1}(1, 1)$ and term nates at $(\pi = \theta)$, for a total conduction angle of $(\pi-2\theta)$ (b) The average value (de component) of τ is $V_O \simeq (1/\pi)V_s - V_D/2$. (c) The peak diode current is $(V_s - V_D)/R$). Find numerically a ues for these quantities for the case of 12-V (m/s) sinus sical input $A_{c} \approx 0.7 \, {\rm V_{c}}$

and $R = 100 \Omega$. Also, give the value for PIV.

Ans. (a) $\theta = 2.4^{\circ}$, conduction angle = 175°; (b) 5.05 V; (c) 163 mA; 17 V

4.5.2 The Full-Wave Rectifier

The full-wave rectifier utilizes both halves of the input sinusoid. To provide a unionar output, it inverts the negative halves of the sine wave. One possible implementation is shown in Fig. 4.22(a). Here the transformer secondary winding is center-tapped to provide two equal voltages is across the two halves of the secondary winding with the polarities indicated. Note that when the input line voltage (feeding the primary) is positive, both of the signals labeled it will be positive. In this case D will conduct and D will be reverse biased. The current through D will flow through R and back to the center tap of the secondary. The cited t tien behaves like a half-wave rectifier, and the output during the positive half-cycles when D conducts will be identical to that produced by the half-wave rectifier.

Now, during the negative half cycle of the acline voltage, both of the voltages labeled v. will be negative. Thus D will be cut off while D will conduct. The current conducted by D will flow through R and back to the center tap. It follows that during the negative half-cycles write D conducts, the circuit behaves again as a half-wave rectifier. The important point, however, is that the current through R always flows in the same direction, and thas cowill be unipolar, as indicated in Fig. 1.22(c). The cutput waveform shown is obtained by assuming that a conducting diode has a constant vo tage drop I. Thus the transfer characteristic of the full-wave rectifier takes the shape shown in Fig. 4.22(b).

The full-wave rect fier obviously produces a more tenergetic, waveform that that provided by the half-wave rectifier. In almost all rectifier applications, one opts for a full-wave type of some kind.




Figure 4.22 for I wave rect her utilizing a transformer will a center tapped secondary winding (a) circuit, (b) transfer characteris ic assuming a constant voltage-drop model for the diodes. (c) input and output waveforms.

Fo find the PIV of the diodes in the full-wave rectifier circuit, consider the situation during the positive half-cycles. Diode D is conducting, and D is cut off. The voltage at the cathode of D is v, and that at its anode is v. Thus the reverse voltage across D will be $\{v \neq v\}$, which will reach its maximum when v, is at its peak value of $\{I = I\}$, and v is at its peak value of V_i ; thus,

$$PIV = 2V - V_i$$

which is approximately twice that for the case of the half-wave rectifier

SKERICISE

4.20 For the full-wave recuffer circuit in Fig. 4.22(a) show the following (a) The output is zero for an ingle of $2 \sin^{-1}(V_{\perp}, V_{\parallel})$ centered atom in the zero-crossing points of the sine-wave input. (b) The

average value (do component) of v is $|V_{ij}| \approx (2/\pi) V_{ij}$. (c) The peak current through each diode is $(V \cap V_E)/R$. Find the fraction (percentage) of each cycle during which $\nu_0 > 0$, the value of I the peak diode current, and the value of PIV a 14 or the case in which a is a 12-V (rms) smusoid, $V_{\rm D} = 0.7 \text{ V}$, and $R = 100 \Omega$ Ans. 97.4%; 10.1 V; 163 mA; 33.2 V

4.5.3 The Bridge Rectifier

An alternative implementation of the full-wave rectifier is shown in Fig. 4.23(a). This circuit, known as the bridge rectifier because of the simi arity of its configuration to that of the Wheatstone bridge, does not require a center-tapped transformer, a distinct advantage over the full-wave rectifier circuit of Lig. 4.22. The bridge rectifier, however, requires four diodes as compared to two in the previous circuit. This is not much of a disadvantage, because diodes are mexpensive and one can buy a diode bridge in one package

The bridge rectifier circuit operates as follows. During the positive half-cycles of the input voltage, v_c is positive, and thus current is conducted through diode D, resistor R and diode D. Meanwhile, diodes D. and D. will be reverse biased. Observe that there are two diodes in series in the conduction path, and thus v, will be lower than a by two diode crops reompared to one drop in the circuit previously discussed). This is somewhat of a disadvantage of the bridge rectifier.




Figure 4.23 The bridge rectifier (a) circuit; (b) input and output waveforms.

Next, consider the situation during the negative half-cycles of the input voltage. The secondary voltage v_i will be negative, and thus $-v_i$ will be positive, forcing current through D_i ondary voltage v_i will be negative, and D_i will be reverse biased. The important point to rote R_i and D_i . Meanwhile, diodes D_i and D_i will be reverse biased. The important point to rote though, is that during both half-cycles, current flows through R_i in the same direct or through to left), and thus v_i will always be positive, as indicated in Fig. 4.23(b)

To determine the peak inverse voltage (PIV) of each diode, consider the circuit during the positive half-cycles. The reverse voltage across D_1 can be determined from the 100p formed by D_1 , R_2 and D_3 as

$$v_{D3}$$
 (reverse) = $v_O + v_{D2}$ (forward)

Thus the maximum value of v_0 , occurs at the peak of v_0 and is given by

$$P[V = V_{i} - 2V_{D} + V_{D} = V_{i} - V_{D}]$$

Observe that here the PIV is about half the value for the full-wave rect. Fier with a certer-taliped transformer. This is another advantage of the bridge rectifier.

Yet one more advantage of the bridge rectifier circuit over that utilizing a center-tapped transformer is that only about half as many turns are required for the secondary winding of the transformer. Another was of looking at this point can be obtained by observing that each half of the secondary winding of the center-tapped transformer is utilized for only half the time. These advantages have made the bridge rectifier the most popular rectifier circuit configuration.


SKERTGISI:

4 21 for the bridge rectifier circuit of Fig. 4.23(a) use the constant-voltage-drop diode model to show that (a) the average (or the component) of the output voltage is $V_{ij} = (2 - \pi)V_{ij} = 2V_{ij}$ and (b) the peak diode current is $(V_{ij}) = 0.7$ and $(V_{ij}) = 0.7$ V, and (V_{ij})

4.5.4 The Rectifier with a Filter Capacitor—The Peak Rectifier

The pulsating nature of the output voltage produced by the rectifier circuits discussed above makes it unsatitable as a desupply for electronic circuits. A simple way to reduce the variation of the output voltage is to place a capacitor across the load resist of It will be shown that this filter capacitor serves to reduce substantially the variations in the rectifier output voltage

To see how the rectifier circuit with a filter capacitor works, consider first the simple circuit shown in Fig. 4.24. Let the input v, be a sinusoid with a peak value V and assume the diode to be ideal. As v goes postive, the diode conducts and the capacitor is charged so that v v. This situation continues until v reaches its peak value V. Beyond the peak, as v decreases the diode becomes reverse biased and the output voltage remains constant at the value V. In fact theoretically speaking, the capacitor will retain its charge and hence its voltage indefinitely because there is no way for the capacitor to discharge. Thus the circuit provides a devoltage output equal to the peak of the input sine ways. This is a very encouraging result in view of our desire to produce a de output.






Figure 4.24 (a) A simple circuit iscel to illustrate the effect of a filter capacitor. (b) Input and output waveforms assuming an idea, diode. Note that the circuit provides a devoltage equal to the peak of the input sine wave. The circuit is therefore known as a peuk rectifier or a peak detector.

Next, we consider the more practical situation where a load resistance R is connected across the capacitor C, as depicted in Fig. 4.25(a). However, we will continue to assume the diode to be ideal. As before, for a sinusoidal input, the capacitor charges to the peak of the input 3. Then the diode cuts off, and the capacitor discharges through the load resistance R. The capacitor discharge will continue for almost the entire cycle, until the time at which vexceeds the capacitor voltage. Then the diode turns on again and charges the capacitor up to the peak of a , and the process repeats itself. Observe that to keep the output voltage from decreasing too much during capacitor discharge, one selects a value for C so that the time constant CR is much greater than the discharge interval.

We are now ready to analyze the circuit in detail. Figure 4.25(b) shows the steady state input and output voltage waveforms under the assumption that CR = T, where T is the period of the input sinusoid. The waveforms of the load current

$$i_L = v_O/R \tag{4.23}$$

and of the diode current (when it is conducting)

$$i_D = i_C + i_L \tag{4.24}$$

$$= C \frac{dv_I}{dt} + i_L \tag{4.25}$$




Figure 4.25 Voltage and current waveforms in the peak rectifier circuit with $CR \gg 1$ The diode is

are shown in Fig. 4.25(c). The following observations are in order:

- 1 The diode conducts for a brief interval. Δt , near the peak of the input simusoid and supplies the capacitor with charge equal to that lost during the much longer dscharge interval. The latter is approximately equal to the period T
- Assuming an ideal diode, the diode conduction begins at time t_1 , at which the inpul z equals the exponentially decaying output v_2 . Conduction stops at t_1 shortly after the peak of t_2 , the exact value of t_2 can be determined by setting $t_1 = 0$ in Eq. (4.25)

4 When I is small, v is almost constant and equal to the peak value of v. Thus the decoupout voltage is approximately equal to I. Similarly, the current v is almost constant, and its decomponent I_t is given by

$$I_L = \frac{V_p}{R} \tag{4.26}$$

If desired, a more accurate expression for the output do voltage can be obtained by taking the average of the extreme values of v_{ϕ} .

$$V_O = V_p - \frac{1}{2}V_r \tag{4.27}$$

With these observations in hand, we now derive expressions for Γ and for the average and peak values of the diode current. During the diode-off interval $|v\rangle$ can be expressed as

At the end of the discharge interval we have

$$V_p - V_e = V_p e^{-T/CR}$$

Now, since $CR \gg T$, we can use the approximation $e^{-T/CR} \approx 1 - T/CR$ to obtain

$$V_r \simeq V_\rho \frac{T}{CR} \tag{4.28}$$

We observe that to keep F small we must select a capacitance C so that $CR \gg T$. The **ripple** voltage F_0 in Eq. (4.28) can be expressed in terms of the frequency F = 1 - T as

$$V_r = \frac{V_2}{fCR} \tag{4.29a}$$

Using Eq. (4.26) we can express V_i by the alternate expression

$$V_r = \frac{I_t}{fC} \tag{4.29b}$$

Note that an alternative interpretation of the approximation made above is that the capacitor discharges by means of a constant current $I_{T} = \mathbb{F}_{T}(R)$. This approximation is valid as long as $V_{p} \ll V_{p}$.

Assuming that diode conduction ceases almost at the peak of τ , we can determine the **conduction interval** Δt from

$$V_{\nu}\cos\left(\omega\Delta t\right) = V_{\nu} - V_{\nu}$$

where $\omega=2\pi t=2\pi/T$ is the angular frequency of Since $\omega(M)$ is a small angle, we can employ the approximation $\cos((\omega\Delta t))\approx 1-\frac{1}{2}((\omega\Delta t))^2$ to obtain

$$\omega \Delta t = \sqrt{2V_r/V_p} \tag{4.30}$$

We note that when V = V the conduction angle ∂V will be small, as assumed

To determine the average diode current during conduction, i. , we equate the charge that the diode supplies to the capacitor.

$$Q_{\text{cipplied}} = i_{\text{Cav}} \Delta t$$

where from Eq. (4.24),

$$i_{Cav} = i_{Dav} - I_I$$

to the charge that the capacitor loses during the discharge interval

$$Q_{\text{hot}} = CV_r$$

to obtain, using Eqs. (4.30) and (4.29a),

$$i_{Dw} = I_t (1 + \pi \sqrt{2V_p/V_c})$$
 (4.31)

Observe that when I ... I the average diode current during conduction is much greater than the de foad current. This is not surprising, since the diode conducts for a very snon in erval and must replecish the charge lost by the capacitor during the much longer intervain which it is discharged by I_{I} .

He peak value of the disde carrent, to can be determined by evaluating the expres sion in Eq. (4.25) at the onset of diode conduction that is at the Attiwhere the 0 is at the peak). Assuming that it is almost constant at the value given by Eq. (4.26), we obtain

$$I = \{ (1 + 2\pi, 2) = 1 \}$$
 (4.32)

From Eqs. (4.31) and (4.32), we see that for $V_e \ll V_{\rho}$, $i_{Dmax} \approx 2i_{Pmy}$, which correlates with the fact that the wavelorer of reis almost a right angle triangle (see Fig. 4.25c)

Example 4.8

1

Consider a peak rectifier fed by 0.60 Hz sin isold having a peak value 1 = 100 V. Let the load resistance R = 10 k 2.4 Find the value of the capacitance C that will result in a peak-to-peak ripple of 2.4 Also, calculate the fraction of the cycle during which the code is conducting and the average and peak values of the diode current.

Solution

From Eq. (4.29a) we obtain the value of C as
$$C = \frac{V_p}{V_r f R} = \frac{100}{2 \times 60 \times 10 \times 10^3} = 83.3 \ \mu F$$

The conduction angle $\omega \Delta t$ is found from Eq. (4.30) as

$$\omega \Delta t = \sqrt{2 \times 2} / 0\bar{0} = 0.2 \text{ rad}$$

Thus the diode conducts for $(0.2/2\pi) \times 100 = 3.18\%$ of the cycle. The average diode current is obtained from Eq. (4.31), where $I_L = 100/10 = 10$ mA. as

$$i_{Dav} = 10(1 + \pi \sqrt{2 \times 100/2}) = 324 \text{ mA}$$

The peak diode current is found using Eq. (4.32).

$$i_{D_{\text{max}}} = 10(1 + 2\pi\sqrt{2 \times 100/2}) = 638 \text{ mA}$$




Figure 4.26 Waveforms in the full-wave peak rectifier.

The circuit of Fig. 4.25(a) is known as a half-wave peak rectifier. The full-wave rectifier circuits of Ligs 4 22(a) and 4 23(a) can be converted to peak rectifiers by including a capacitor across the load resistor. As in the half-wave case, the output do voltage will be almost equal to the peak value of the input sine wave (Fig. 4.2n). The ripple frequency however, will be twice that of the input. The peak-to-peak ripple voltage, for this case, can be derived using a procedure icentical to that above but with the discharge period 7 replaced by T/2, resulting in

$$V_r = \frac{V_p}{2fCR} \tag{4.33}$$

While the diode conduction interval, Δt , will still be given by Eq. (4.30), the average and peak currents in each of the diodes will be given by

$$i_{Dav} = I_L(1 + \pi \sqrt{V_p/2V_c})$$
 (4.34)

$$i_{D \max} = I_L (1 + 2\pi \sqrt{V_p/2V_r})$$
 (4.35)

Comparing these expressions with the corresponding ones for the half-wave case, we note that for the same values of V, I, R, and V (and thus the same I,), we need a capacitor half the size of that required in the hall-wave tectifier. Also, the current in each dioce in the fullwave rectifier is approximately half that which flows in the diode of the half-wave circuit

The analysis above assumed ideal diodes. The accuracy of the results can be improved by taking the diode voltage drop into account. This can be easily done by replacing the peak voltage l_{\perp} to which the capacitor charges with $(l_{\perp} - l_{\parallel})$ for the half-wave circuit and the full-wave circuit using a center-tapped transformer and with $(J_1 - 2J_2)$ for the bridge-rectifier case

We conclude this section by noting that peak-rectifier circuits find application in signalprocessing systems where it is required to detect the peak of an input signal. In such a case, the circuit is referred to as a peak detector. A particularly popular application of the peak detector is in the design of a demodulator for amplitude-modulated (AM) signals. We shall not discuss this application further here.

4.22 Derive the expressions in Eqs. (4.33), (4.34), and (4.35).

^{4.23} Consider a bridge-rectifier circuit with a filter capacitor C placed across the load resistor & for the case in which the transformer secondary delivers a sinusoid of 72 V (rms) having a 60 Hz frequency and

assuming $V_{\rm C}=0.8$ V and a load resistance $R=100~\Omega$. Find the value of C that results in a ripple voltage no larger than 1 V peak-to-peak. What is the devoltage at the output '1 ind the load current Find the diodes' conduction angle. Provide the average and peak diode currents. What is the peak reverse voltage across each diodes' Specify the diode in terms of its peak current and its PIV energy voltage across each diodes' Specify the diode in terms of its peak current and its PIV. Ans. 1281 μ L 18.4 V or the better estimate 14.9 V, 0.18 A, 0.36 rad (20.7), 1.48 A, 2.74 A, 15.2 V. Thus select a diode with 3.8 A to 4-A peak current and a 20-V PIV rating

4 5.5 Precision Half-Wave Rectifier—The Superdiode⁴

The rectifier circuits studied thus far suffer from having one or two diode drops in the signal paths. Thus these circuits work well only when the signal to be rectified is much larger than the voltage drop of a conducting diode (0.7 V or so). In such a case, the details of the diode forward characteristics or the exact value of the diode voltage do not play a prominent role in determining circuit performance. This is indeed the case in the application of rectifier circuits in power-supply design. There are other applications in invever, where the signal to be rectified is small (e.g., on the order of 100 mV or so) and thus clearly insufficient to turn on a diode. Also, in it strumer tation applications, the need arises for rectifier circuits with very precise and predictable transfer characteristics. For these applications, a class of circuits has been developed utilizing op a tips (Chapter 2) together with diodes to provide precision rectification, in the following discussion, we study one such circuit, leaving a more compreben sive study of op amp—diode circuits to Chapter 17.

Figure 4.27(a) shows a precision half-wave rectifier circuit consisting of a diode placed in the negative-feedback path of an opamp, with R being the rectifier load resistance. The opamp, of course, needs power supplies or its operation. For simplicity, these are not shown in the circuit diagram. The circuit works as follows. If ϕ goes positive, the output voltage ψ_i of the opamp will go positive and the diode will conduct, thus establishing a closed feedback path between the ϕ ample output terminal and the negative input terminal. This negative feedback path will cause a virtual short circuit to appear between the two input terminals of




Figure 4.27 The "superdiode" precision half-wave rectifier and its almost-ideal transfer characteristic Note that when $v_i > 0$ and the diode conducts, the op amp supplies the load current, and the source is correctly buffered, an added advantage. Not shown are the opening power supplies.

This section requires knowledge of operational ampliflers (Chapter 2)

the cp and. Thus the voltage at the negative input terminal, which is also the output voltage. a, will equal (to within a few millivalts) that at the positive input terminal, which is the input voltage v_t ,

$$v_O = v_I \qquad v_I \ge 0$$

Note that the offset voltage (0.7 V) exhibited in the simple half-wave rectifier circuit of Fig. 4.21 is no longer present. For the op-amp circuit to start operation, it has to exceed only a negligibly small voltage equal to the diode drop divided by the op amp's open-loop gain In other words, the straight-line transfer characteristic v_{ii} is almost passes through the origin. This makes this circuit suitable for applications involving very small signals

Consider now the case when v goes negative—the optamp is output voltage v, will tend to fellow and go negative. This will reverse-bias the diode, and no current will flow through resistance R, causing v_c to remain equal to 0 V. Thus, for c < 0, c = 0. Since in this case the diode is off, the op amp will be operating in an open loop fashion, and its output will be at its negative saturation level.

The transfer characteristic of this circuit will be that shown in Fig. 4.27(b), which is almost identical to the ideal characteristic of a half-wave rectifier. The nonideal diode characteristics have been almost completely masked by placing the diode in the negative feedback bath of an op amp. This is another dramatic application of negative feedback, a subject we will study formally in Chapter 0. The combination of Gode and op amp, shown in the dotted box in Fig. 4.27(a), is appropriately referred to as a "superdiode."

4.24 Consider the operational rectifier of superdiode circuit of Fig. 4.27(a), with $R=1\,\mathrm{k}\Omega$. For $z=10\,\mathrm{mV}$, 1 V, and -1 V, what are the voltages that result at the rectifier output and at the output of the oplamp? Assume that the optamp is ideal and that its output saturates at ±12 V. The diode has a 0.7-V drop at 1-mA current.

Ans. 10 mV, 0 59 V; 1 V, 1.7 V; 0 V, -12 V

4.25. If the diode in the circuit of Fig. 4.27(a) is reversed, find the transfer characteristic it as a function of it Ans. $v_O = 0$ for $v_I \ge 0$; $v_O = v_I$ for $v_I \le 0$

4.6 Limiting and Clamping Circuits

In this section, we shall present additional nonlinear circuit applications of diodes

4.6.1 Limiter Circuits

Figure 4.28 shows the general transfer characteristic of a limiter circuit. As indicated, for inpats in a certain range, $I = K \le z \le I$. A, the limiter acts as a linear circuit, providing an output proportional to the it put. . - Ki. Although in general K can be greater than I, the circuits discussed in this section have $K \leq 1$ and are known as passive limiters, (1 xamples of active imiters will be presented in Chapter V) If v exceeds the upper threshold (L_v/K_v) , the output voltage is limited or clamped to the upper limiting level I. On the other hand, if a is




Figure 4.28 General transfer characteristic for a limiter circuit.




Figure 4-29 Applying as ne wave to a limiter can result in clipping off its two peaks

reduced below the lower limiting threshold (L - K), the output voltage ψ_{-} is limited to the lower limiting level L_{+} .

The general transfer characteristic of Fig. 4.28 describes a **double limiter**—that is a limiter that works on both the positive and negative peaks of an input waveform. **Single limiters**, of course, exist. Finally, note that if an input waveform such as that shown in Fig. 4.29 is fed to a double limiter, its two peaks will be *clipped off*. Limiters therefore are sometimes referred to as clippers.

The limiter whose characteristics are depicted in Fig. 4.28 is described as a hard limiter. Soft limiting is characterized by smoother transitions between the linear region and the saturation regions and a slope greater than zero in the saturation regions, as illustrated in Fig. 4.30. Depending on the application, either hard or soft limiting may be preferred.

Limiters find application in a variety of signal-processing systems. One of their simplest applications is in limiting the voltage between the two input terminals of an op amp to a value lower than the breakdown voltage of the transistors that make up the input stage of the op-amp circuit. We will have more to say on the and the say.

Diodes can be combined with resistors to provide simple realizations of the limiter function. A number of examples are depicted in Fig. 4.31. In each part of the figure both the circuit and its transfer characteristic are given. The transfer characteristics are obtained using the constant-voltage-drop $(V_0 = 0.7 \text{ V})$ diode model but assuming a smooth transition between the linear and saturation regions of the transfer characteristic.



Figure 4.30 Soft him ting.




Figure 4.31 A variety of basic limiting circuits.

The encuit in Fig. 4.31(a) is that of the half-wave rectifier except that here the output is taken across the diode. For . 115 V. the diode is cu. off, no current flows, and the voltage drop across R is zero, thus v = v. As v_i exceeds $0.5 \,\mathrm{V}$, the diode turns on, eventually limiting v_O to one diode drop (0.7 V). The circuit of Fig. 4.31(b) is similar to that in Fig. 4.31(a except that the diode is reversed.


Double limiting can be implemented by placing two diodes of opposite polarity in parallel, as shown in Fig. 4-1(c). Here the anear region of the characteristic is obtained for $-0.5 \text{ V} \pm v_t \pm 0.5 \text{ V}$. For this range of -, both diodes are off and $v_t = v_t + \Delta s v_t$ exceeds $0.5 \text{ V} + D_t$ turns on and eventually limits v_0 to +0.7 V. Similarly, as v_t goes more negative than $-0.5 \text{ V} + D_t$ turns on and eventually limits v_0 to +0.7 V.

I in thresholds and saturation toye's of diode limiters can be controlled by using strings of diodes and of by connecting a devoltage in series with the diode(s). The latter idea is flus trated in rig 4.31(d). Finally, rather than strings of diodes, we may use two zener diodes in series, as shown in Fig. 4.31(e). In this circuit, limiting occurs in the positive direction at a voltage of $V_{72} + 0.7$, where 0.7 V represents the voltage drop across zener diode Z when conducting in the forward direction. For negative rip its, Z acts as a zener, while Z conducts in the forward direction. It should be mentioned that pairs of zener diodes connected in series are available commercially for applications of this type under the name double-anode zener

More flexible limiter circuits are possible if op amps are combined with diodes and resistors. Examples of such circuits are discussed in Chapter 17.

Step Valde

4.26 Assuring the diodes to be ideal, describe the transfer characteristic of the circuit shown in Fig. f.4.26



4 6.2 The Clamped Capacitor or DC Restorer

If in the basic peak-rectifier circuit, the output is taken across the dicide rather than across the capacitor, an interesting around with in pertant applications results. The circuit called a decrestorer, is shown in Fig. 4.32 fed with a square wave. Because of the polarity in which the diode is connected, the capaciter will charge to a voltage v_0 with the polarity indicated of Fig. 4.32 and equal to the magnitude of the most negative peak of the input signal. Sunse quently the diode turns off and the capacitor retains its voltage midel initials. The instance the input square wave has the arbitrary levels \sim 6. V and \pm 4. V, then v_0 will be equal to in V. Now since the output voltage v_0 is given by

$$v_0 = v_l + v_C$$

it follows that the output waveform will be identical to that of the input, except that it is shifted upward by ν_e to its in our example the output will thus be a square wave with levels of 0 V and ± 10 V.




Figure 4.32 The clamped capacitor or do restorer with a square-wave input and no load.

Another way of visualizing the operation of the circuit in Fig. 4.32 is to note that because the diode is connected across the output with the polarity shown, it prevents the output voltage from going be ow 0 Vabs concucting and charging up the capacitor, thus eausing the output to rise to 0 V), but this connection will not constrain the pesitive exertsion of a. The output waveform will therefore have its lowest peak clampea to (IV) which is why the circuit is called a clamped capacitor. It should be obvious that reversing the diode polarity will provide an output waveform whose highest peak is clamped to 6.3. In either case, the output waveform will have a limite average value or de component. This de component is entirely unrelated to the average value of the input waveform. As an application, consider a pulse signal being transmitted through a capacmyely coupled or ac-coupled system. The capacitive coupling will cause the pulse train to lose whatever de component it originally had. Feeding the resulting pulse waveform to a clamping circuit provides it with a well-determined de component, a process knewn as de restoration. This is why the circuit is also called a de restorer

Restoring de is useful because the de component or everage value of a pulse waveform is an effective measure of its duty evele. The duty cycle of a pulse waveform can be modulated in a process called pulsewidth modulation) and made to carry information. In such a system, detection or demodulation could be achieved simply by feeding the received pulse waveform to a de restorer and then using a simple Rt. low-pass filter to separate the average of the output waveform from the superimposed pulses.

When a load resistance R is connected across the diode in a clamping circuit, as shown in Fig. 4.33. the situation changes significantly. While the output is above ground, a current must flow in R. Since at this time the diode is off, this current obviously comes from the capacitor, thus causing the capacitor to discharge and the output voltage to all Inis is shown in Fig. 4.33 for a square wave input. During the interval t. to t., the output voltage fells exponentially with time constant CR. At t. the input decreases by T. volts, and the output attempts to follow. This causes the diode to conduct heavily and to quickly charge the capacitor. At the end of the interval t, to t, the output coltage would normally be a few tenths of a volt negative (e.g., 0.5 V). Then, as the input rises by 1. veits (at 7.1 the output follows, and the eyele repeats itself. In the steady state the charge lest by the capiteflor during the interval t to t is received during the interval t_i to t. This charge equilibrium enables as to calculate the everage diode current as well as the details of the output waveform.

The duty sycle of a pulse waveform is the proportion of each cycle occupied by the pulse in other words, it is the pulse width expressed as a fraction of the pulse period.




Figure 4.33 The clamped capacitor with a load resistance R.

4.6.3 The Voltage Doubler

Figure 4.34 a) shows a circuit composed of two sections in cascade: a clamped capacitor formed by C_1 and D_2 , and a peak rectifier formed by D_2 and C_3 . When excited by a




Figure 4.34 Voltage doubler. (a) circuit; (b) waveform of the voltage across D,

smusped of amplitude 1, the clamping section provides the voltage waveform shown, assuming ideal diodes, in Fig. 4.34(b). Note that while the positive peaks are clamped to tr V, the negative peak reaches -21, In response to this waveform, the peakdetector sect on provides across capacitor C, a negative de voltage of magnitude 21 Because the output voltage is double the input peak, the circuit is known as a voltage doubler. The technique can be extended to provide output de voltages that are higher multiples of V.

4.27 If the diode in the circuit of Fig. 4.32 is reversed, what will the docomponent of vibecome? Ans. -5 V

4.7 Special Diode Types

(+)

In this section, we discuss briefly some important special types of diodes.

4.7.1 The Schottky-Barrier Diode (SBD)

The Schottky-barrier diode (SBD) is formed by bringing metal into contact with a moderately doped n-type semiconductor material. The resulting metal semiconductor junction behaves like a diode, conducting current in one direction (from the metal anode to the semiconductor cathode) and acting as an open circuit in the other, and is known as the Schottky-barrier diode or simply the Schottky doce. In fact, the current veltage characteristic of the SBD is remarkably similar to that of a pn-junction diode, with two important exceptions:

- In the SBD, current is conducted by majority carriers (electrons). Thus the SBD does not exhibit the minority-carrier charge-storage effects found in forwardbiased pn junctions. As a result, Schottky dioces can be switched from on to off, and vice versa, much faster than is possible with pn-junction diodes.
- 2 The forward voltage drop of a conducting SBD is lower than that of a pn-pine tion diede For example, an SBD made of silicon exhibits a forward voltage drop of 0.3 V to 0.5 V, compared to the 0.6 V to 0.8 V found in silicon pn-tunetion diodes. SBDs can also be made of gallium arsenide (GaAs) and, in fact, play an important role in the design of GaAs circuits." Gallium-aisenide SBDs exhibit forward voltage drops of about 0.7 V.

Apart from GaAs circuits, Schottky diodes find application in the design of a special form of bipolar-transistor logic circuits, known as Schottky-TTL, where TTL stands for transistor-transistor logic.

Before leaving the subject of Schottky-barrier diodes, it is important to note that not every metal seruconductor contact is a diode. In fact, metal is commonly deposited on

The disc accompanying this text contain material on GaAs circuits.

the semiconductor surface in order to make terminals for the semiconductor devices and of connect different devices in an integrated-circuit chip. Such metal semiconductor contacts are known as ohmic contacts to distinguish them from the rectifying contacts that result in SBDs. Ohmic contacts are usually made by depositing metal on very heavily doped (and this low-resistivity) semiconductor regions. (Recall that SBDs use moderately doped material.)

4.7.2 Varactors

In Chapter 3 we learned that reverse-biased *jui* junctions exhibit a charge storage effect that is modeled with the depletion-layer or innction capacitance (* As Eq. (3.44) indicates, (*) is a function of the reverse-bias voltage 1. This dependence turns out to be useful in a number of applications, such as the automatic taning of radio receivers. Special diodes are therefore tabricated to be used as voltage variable capacitors known as variations. These devices are optimized to make the capacitance a strong function of voltage by arranging that the grading coefficient *m* is 3 or 4.

4.7.3 Photodiodes

If a reverse-biased *pn* junction is illuminated—that is, exposed to incident light—the photons impacting the function cause covalent bonds to break, and thus electron—hole pairs are generated in the depletion layer. The electric field in the depletion region then sweeps the liberated electrons to the *n*-side and the holes to the *p*-side, giving rise to a reverse current across the junction. This current, known as photocurrent, is proportional to the intensity of the neident light. Such a diode, called a photodiode, can be used to convert light signals intellectrical signals.

Photodiodes are usually tabricated using a compound semiconductor such as galium arsenide. The photodiode is an important component of a growing family of circuits known as optoelectronics or photonics. As the name implies, such circuits utilize an optimum combination of electronics and optics for signal processing, storage, and transmission. Usually electronics is the preferred means for signal processing, whereas optics is most suited for transmission and storage. Examples include fiber-optic transmission of telephone and television signals and the isolof optical storage in CD ROM computer disks. Optical transmission provides very wide bandwidths and low signal attenuation. Optical storage allows vast amounts of data to be stored reliably in a small space.

I mally we should note that without reverse bias, the illumin ated photodroide functions as a solar cell. Usually fabricated from low-cost silic on a solar cell converts light to electrical energy.

4.7.4 Light-Fmitting Diodes (LEDs)

The light-emitting diode of LDs performs the inverse of the function of the photodiode, it converts a forward current into light. The reader will recall from Chapter 3 that in a forward-biased pin junction, minor ty carriers are injected across the pinction, and diffuse into the p

Whereas an elemental semiconductor, such as silicon, uses an element from column IV of the periodic table, a compound semiconductor uses a combination of elements from columns III and V or II and VI For example, GaAs is formed of gallium (column III) and arsenic (column V) and is thus known as I III-V compound

and n regions. The diffusing minority carriers then recombine with the majority carriers Such recombination can be made to give rise to light emission. This can be done by fabricating the pri function using a semiconductor of the type known as direct bandgap materials Gallium arsenide belongs to this group and can thus be used to tabricate light-emitting diodes.

The light emitted by an LFD is proportional to the number of recombinations that take place, which in turn is proportional to the forward current in the diode

LFDs are very popular devices. They find application in the design of numerous types of displays, including the displays of laboratory instruments such as digital voltmeters. They can be made to produce light in a variety of colors. Furthermore, LFDs can be designed so as to produce coherent light with a very narrow bandwid h. The resulting device is a laser diode Laser diodes find application in optical communication systems and in CD players, among other things.

Combining an LED with a photodiode in the same package results in a device known as an optoisolator. The LED converts an electrical signal applied to the optoisolator into light. which the photodiode detects and converts back to an electrical signal at the output of the optoisclator. Use of the optoisolator provides complete electrical isolation between the electrical circuit that is connected to the isolator's input and the circuit that is connected to its output Such isolation can be useful in reducing the effect of electrical interference on signal transmission within a system, and thus optoisolators are frequently employed in the design of digital systems. They can also be used in the design of medical instruments to reduce the risk of electrical shock to patients.

Note that the optical coupling between an LED and a photodiode need not be accomplished inside a small package. Indeed, it can be implemented over a long distance using an optical fiber, as is done in fiber-optic communication links.

Summary

- In the forward direction, the ideal diode conducts any current forced by the external circuit while displaying a zero voltage drop. The ideal diode does not conduct in the reverse direction; any applied voltage appears as reverse bias across the diode
- The unidirectional-current-flow property makes the diode useful in the design of rectifier circuits.
- The forward conduction of practical silicon-junction dtodes is accurately characterized by the relationship $1 = l_S e^{1 l / V_T}$
- A silicon diode conducts a negligible current until the forward voltage is at least 0.5 V. Then the current increases rapidly, with the voltage drop increasing by 60 mV for every decade of current change.
- In the reverse direction, a silicon diode conducts a current on the order of 10 % A. This current is much greater than I, and increases with the magnitude of reverse voltage.

- Beyond a certain value of reverse voltage (that depends on the diode), breakdown occurs, and current increases rapidly with a small corresponding increase in voltage.
- Diodes designed to operate in the breakdown region are called zener diodes. They are employed in the design of voltage regulators whose function is to provide a constant de voltage that varies little with variations in power supply voltage and/or load current
- In many applications, a conducting diode is modeled as having a constant voltage drop, usually approximately 0.7 V.
- A diode biased to operate at a dc current l_0 has a smallsignal resistance $r_d = V_T/I_D$
- Rectifiers convert ac voltages into unipolar voltages Half-wave rectifiers do this by passing the voltage in half of each cycle and blocking the opposite-polarity voltage in the other half of the cycle. Full-wave rectifiers

accomplish the task by passing the voltage in half of each cycle and inverting the voltage in the other half-cycle

- The bridge-rectifier circuit is the preferred full-wave rectifier configuration.
- The variation of the output waveform of the rectifier is reduced considerably by connecting a capacitor C across the output load resistance R. The resulting circuit is the peak rectifier. The output waveform then consists of a devoltage almost equal to the peak of the input sine wave, V_p , on which is superimposed a ripple component of frequency 2f (in the full wave case) and of peak-to-peak amplitude $V_p = V_p/2fCR$. To reduce this ripple voltage further a voltage regulator is employed.
- Combination of diodes, resistors, and possibly reference voltages can be used to design voltage limiters that

- preventione or both extremities of the output waveform from going beyond predetermined values, the limiting evel(s)
- Applying a time-varying waveform to a circuit consisting of a capacitor in series with a diode and taking the output across the diode provides a clamping function specifically, depending on the polarity of the diode either the positive or negative peaks of the signar will be clamped to the voltage at the other terminal of the diode (usually ground). In this way the output waveform has a non zero average or de component and the circuit is known as a de restorer.
- By cascading a clamping circuit with a peak-rectifier circuit, a voltage doubler is realized.

HICE REME

Computer Simulation Problems

Problems identified by this icon are intended to demonstrate the value of using SPICE simulation to verify hand analysis and design, and to investigate important issues such as allowable signal swing and nonlinear distortion. Instructions to assist in setting up PSpice and Multisim simulations for all the indicated problems can be found in the corresponding files on the disc. Note that if a particular parameter value is not specified in the problem statement, you are to make a reasonable assumption.


* difficult problem; ** more difficult; *** very challenging and/or time-consuming; D: design problem.

Section 4.1: The Ideal Diode

4.1 An AA flashlight cell, whose Thèvenin equivalent is a voltage source of 1.5 V and a resistance of 1 Ω , is

connected to the terminals of an ideal diode Describe two possible situations that result. What are the diode current and terminal voltage when (a) the connection is between the diode cathode and the positive terminal of the battery and the the anode and the positive terminal are connected?

- **4.2** For the circuits shown in Fig. P4.2 using ideal diodes find the values of the voltages and currents indicated
- **4.3** For the circuits shown in Fig. P4.3 using ideal diodes, find the values of the labeled voltages and currents
- **4.4** In each of the ideal-diode circuits shown in Fig. P4.4 v_i is a 1-kHz, 10-V peak sine wave. Sketch the waveform resulting at v_o . What are its positive and negative peak values?
- **4.5** The circuit shown in Fig. P4.5 is a model for a batter charger. Here v_i is a 10-V peak sine wave, D and D are






Figure P4.3




Figure P4.4




Figure P4.4 (Contd.)

ideal diodes, I is a 60-mA current source, and B is a 3-V battery. Never and label the wavet impositive battery current i. What is its peak value? What is its average value? If the peak value of v_i is reduced by 10%, what do the peak and average values of i_B become?




Figure P4.5

- **4.6** The circuits shown in Fig. P4.6 can function as logic gates for input voltages that are either high or low. Using "1" to denote the high value and "0" to denote the low value, prepare a table with four columns including all possible input combinations and the resulting values of X and Y. What logic function is X of A and B? What logic function is Y of A and B? For what values of A and B do X and Y have the same value? For what values of A and B do X and Y have opposite values?
- **D 4.7** For the logic gate of Fig. 4.5(a), assume ideal diodes and input voltage levels of 0 V and \pm 5 V. Find a suitable value for R so that the current required from each of the input signal sources does not exceed 0.2 mA




Figure P4.6

- D 4.8 Repeat Problem 4.7 for the logic gate of Fig. 4 5th.
- 4.9 Assuming that the diodes in the circuits of Fig. P49 are ideal, find the values of the labeled voltages and currents




Figure P4.9

- 4.10 Assuming that the diodes in the circuits of La P4.10 are ideal, utilize Thévenin's theorem to simplify the circuits and thus find the values of the labeled of rents and voltages.
- **D 4.11** For the rectifier circuit of Fig. 4.3(a), let the impusine wave have 120-V rms value and assume the goode to be ideal. Select a suitable value for R so that the peak doubt current does not exceed 50 mA. What is the greatest reverse voltage that will appear across the diode?




Figure P4.10

4.12 Consider the rectifier circuit of Fig. 4.3 in the event that the input source v_i has a source resistance R_i . For the case $R_i = R$ and assuming the diode to be ideal, sketch and clearly label the transfer characteristic v_i versus v_i .

4.13 A symmetrical square wave of 4-V peak-to-peak amplitude and zero average is applied to a circuit resembling that in Fig. 4.3(a) and employing a $100-\Omega$ resistor. What is the peak output voltage that results? What is the average output voltage that results? What is the peak diode current? What is the average diode current? What is the maximum reverse voltage across the diode?

4.14 Repeat Problem 4.13 for the situation in which the average voltage of the square wave is 1 V, while its peak-to-peak value remains at 4 V.

D *4.15 Design a battery-charging circuit, resembling that in Fig. 4.4 and using an ideal diode, in which current flows to the 12-V battery 20% of the time with an average value of 100 mA. What peak-to-peak sine-wave voltage is required? What resistance is required? What peak diode current flows? What peak reverse voltage does the diode endure? If resistors can be specified to only one significant digit, and the peak-to-peak voltage only to the nearest volt, what design would you choose to guarantee the required charging current? What fraction of the cycle does diode current flow? What is the average diode current? What is the peak diode current? What peak reverse voltage does the diode endure?

4.16 The circuit of Fig. P4.16 can be used in a signalling system using one wire plus a common ground return. At any moment, the input has one of three values: +3 V, 0 V, -3 V. What is the status of the lamps for each input value? (Note that the lamps can be located apart from each other and that

there may be several of each type of connection, all on one wire!)




Figure P4.16

Section 4.2: Terminal Characteristics of Junction Diodes

4.17 Calculate the value of the thermal voltage, V_τ , at -40° C, 0° C, $+40^\circ$ C, and $+150^\circ$ C. At what temperature is V_τ exactly 25 mV°

4.18 At what forward voltage does a diode conduct a current equal to $1000I_s$? In terms of I_s , what current flows in the same diode when its forward voltage is 0.7 V?

4.19 A diode for which the forward voltage drop is 0.7 V at 1.0 mA is operated at 0.5 V. What is the value of the current?

4.20 A particular diode is found to conduct 0.5 mA with a junction voltage of 0.7 V. What is its saturation current I₄? What current will flow in this diode if the junction voltage is raised to 0.71 V? To 0.8 V? If the junction voltage is lowered to 0.69 V? To 0.6 V? What change in junction voltage will increase the diode current by a factor of 10?

4.21 The following measurements are taken on particular junction diodes for which V is the terminal voltage and I is the diode current. For each diode, estimate values of I_s and the terminal voltage at 10% of the measured current.

(a) V = 0.790 V at I = 1.00 A

(b) V = 0.650 V at I = 1.00 mA

(c) V = 0.650 V at $I = 10 \,\mu\text{A}$

(d) V = 0.700 V at I = 10 mA

4.22 Listed below are the results of measurements taken on several different junction diodes. For each diode, the data provided are the diode current l and the corresponding diode voltage V. In each case, estimate l_s , and the diode voltage at 10l and l/10.

- (a) 10.0 mA, 700 mV
- (b) 1.0 mA, 700 mV
- (c) 10 A, 800 mV
- (d) 1 mA, 700 mV
- (e) 10 μA, 700 mV
- **4.23** The circuit in Fig. P4.23 utilizes three identical diodes having $I_s = 10^{-16}$ A. Find the value of the current I required to obtain an output voltage $V_o = 2.4$ V. If a current of 1 mA is drawn away from the output terminal by a load, what is the change in output voltage?



Figure P4.23

- **4.24** A junction diode is operated in a circuit in which it is supplied with a constant current *I*. What is the effect on the forward voltage of the diode if an identical diode is connected in parallel?
- **4.25** In the circuit shown in Fig. P4.25, D has 10 times the junction area of D_2 . What value of V results? To obtain a value for V of 50 mV, what current I_2 is needed?




Figure P4 25

4.26 For the circuit shown in Fig. P4.26, both diodes at identical 1 and the value of R for which V 80 mV




Figure P4.26

- **4.27** A diode fed with a constant current I = 1 in V has a voltage V = 690 mV at 20° C. Find the diode voltage at -20° C and at $+70^{\circ}$ C.
- **4.28** In the circuit shown in Fig. P4 'N D is a linearical high-current diode whose reverse leakage is high and independent of applied voltage, while D_2 is a much smaller low circuit diode. At an ambient temperature of $20 \, \mathrm{C}$, resistor R is adjusted to make $V_{R1} = V_2 = 520 \, \mathrm{mV}$. Subsequent measurement indicates that R_1 is $520 \, \mathrm{k}\Omega$. What do you expect the voltages V_{R1} and V_2 to become at $0^{\circ}\mathrm{C}$ and at $40^{\circ}\mathrm{C}$?



4.29 When a 15-A current is applied to a particular diede it is found that the junction voltage immediately becomes 700 mV. However, as the power being dissipated in the diode raises its temperature, it is found that the voltage

decreases and eventually reaches 600 mV. What is the apparent rise in junction temperature? What is the power dissipated in the diode in its final state? What is the temperature rise per watt of power dissipation? (This is called the thermal resistance.)

- *4.30 A designer of an instrument that must operate over a wide supply-voltage range, noting that a diode's junction-voltage drop is relatively independent of junction current, considers the use of a large diode to establish a small relatively constant voltage. A power diode, for which the nominal current at 0.8 V is 10 A, is available. If the current source feeding the diode changes in the range 0.5 mA to 1.5 mA and if, in addition, the temperature changes by ±25°C, what is the expected range of diode voltage?
- *4.31 As an alternative to the idea suggested in Problem 4.30, the designer considers a second approach to producing a relatively constant small voltage from a variable current supply: It relies on the ability to make quite accurate copies of any small current that is available (using a process called current mirroring). The designer proposes to use this idea to supply two diodes of different junction areas with the same current and to measure their junction-voltage difference. Two types of diodes are available; for a forward voltage of 700 mV, one conducts 0.1 mA, while the other conducts 1 A. Now, for identical currents in the range of 0.5 mA to 1.5 mA supplied to each, what range of difference voltages result? What is the effect of a temperature change of ±25°C on this arrangement?

Section 4.3: Modeling the Diode Forward Characteristic

- *4.32 Consider the graphical analysis of the diode circuit of Fig. 4.10 with $V_{00} = 1$ V, R = 1 k Ω , and a diode having $I_s = 10^{-15}$ A. Calculate a small number of points on the diode characteristic in the vicinity of where you expect the load line to intersect it, and use a graphical process to refine your estimate of diode current. What value of diode current and voltage do you find? Analytically, find the voltage corresponding to your estimate of current. By how much does it differ from the graphically estimated value?
- **4.33** Use the iterative-analysis procedure to determine the diode current and voltage in the circuit of Fig. 4.10 for $V_{DD} = 1 \text{ V}$, $R = 1 \text{ k}\Omega$, and a diode having $I_s = 10^{-15} \text{ A}$.
- **4.34** A "1-mA diode" (i.e., one that has $v_D = 0.7$ V at $i_D = 1$ mA) is connected in series with a 200- Ω resistor to a 1.0-V supply.
- (a) Provide a rough estimate of the diode current you would expect

- (b) Estimate the diode current more closely using iterative analysis.
- **D 4.35** Assuming the availability of diodes for which $v_p = 0.7 \text{ V}$ at $i_p = 1 \text{ mA}$, design a circuit that utilizes four diodes connected in series, in series with a resistor R connected to a 10-V power supply. The voltage across the string of diodes is to be 3.0 V.
- **4.36** A diode operates in a series circuit with R and V. A designer, considering using a constant-voltage model, is uncertain whether to use 0.7 V or 0.6 V for V_D . For what value of V is the difference in the calculated values of current only 1%? For V=2 V and R=1 k Ω , what two currents would result from the use of the two values of V_D ? What is their percentage difference?
- 4.37 A designer has a supply of diodes for which a current of 2 mA flows at 0.7 V. Using a 1-mA current source, the designer wishes to create a reference voltage of 1.25 V. Suggest a combination of series and parallel diodes that will do the job as well as possible. How many diodes are needed? What voltage is actually achieved?
- **4.38** Solve the problems in Example 4.2 using the constant-voltage-drop ($V_D = 0.7 \text{ V}$) diode model.
- **4.39** For the circuits shown in Fig. P4.2, using the constant-voltage-drop ($V_D = 0.7 \text{ V}$) diode model, find the voltages and currents indicated.
- **4.40** For the circuits shown in Fig. P4.3, using the constant-voltage-drop ($V_D = 0.7 \text{ V}$) diode model, find the voltages and currents indicated.
- **4.41** For the circuits in Fig. P4.9, using the constant-voltage-drop ($V_D = 0.7 \text{ V}$) diode model, find the values of the labeled currents and voltages.
- **4.42** For the circuits in Fig. P4.10, utilize Thévenin's theorem to simplify the circuits and find the values of the labeled currents and voltages. Assume that conducting diodes can be represented by the constant-voltage-drop model $(V_D = 0.7 \text{ V})$
- **D** 4.43 Repeat Problem 4.11, representing the diode by the constant-voltage-drop ($V_D = 0.7 \text{ V}$) model. How different is the resulting design?
- 4.44 The small-signal model is said to be valid for voltage variations of about 5 mV. To what percentage current change does this correspond? (Consider both positive and negative signals.) What is the maximum allowable voltage signal (positive or negative) if the current change is to be limited to 10%?
- 4.45 In a particular circuit application, ten "20-mA diodes" (a 20-mA diode is a diode that provides a 0.7-V drop when the current through it is 20 mA) connected in parallel

operate at a total current of 0.1 A. For the diodes closely matched, what current flows in each? What is the corresponding small-signal resistance of each diode and of the combination? Compare this with the incremental resistance of a single diode conducting 0.1 A. If each of the 20-mA diodes has a series resistance of 0.2 Ω associated with the wire bonds to the junction, what is the equivalent resistance of the 10 parallel-connected diodes? What connection resistance would a single diode need in order to be totally equivalent? (Note: This is why the parallel connection of real diodes can often be used to advantage.)

4.46 In the circuit shown in Fig. P4.46, I is a dc current and v_i is a sinusoidal signal. Capacitors C_i and C_2 are very large; their function is to couple the signal to and from the diode but block the dc current from flowing into the signal source or the load (not shown). Use the diode small-signal model to show that the signal component of the output voltage is

$$v_o = v_i \frac{V_T}{V_T + IR_s}$$

If $v_i = 10$ mV, find v_n for l = 1 mA, 0.1 mA, and 1 μ A. Let $R_i = 1$ k Ω . At what value of l does v_i become one-half of v_i ? Note that this circuit functions as a signal attenuator with the attenuation factor controlled by the value of the dc current l




Figure P4.46

4.47 In the attenuator circuit of Fig. P4.46, let $R_r = 10 \text{ k}\Omega$. The diode is a 1-mA device, that is, it exhibits a voltage drop of 0.7 V at a dc current of 1 mA. For small input signals, what value of current I is needed for $v_o/v_r = 0.50$? 0.10? 0.01? 0.001? In each case, what is the largest input signal that can be used while ensuring that the signal component of the diode current is limited to $\pm 10\%$ of its dc current? What output signals correspond?

4 48 In the capacitor-coupled attenuator circuit shown in Fig. P4.48, I is a dc current that varies from 0 mA to 1 mA, and C_1

and C are large coupling capacitors. For very small input signal nals, so that the diodes can be represented by their small signal

tes stances
$$r$$
 and r , show that $\frac{v}{v} = \frac{r_{ij}}{r_{jj} + r_{j}}$ and hence that $\frac{v_0}{v_i} = I$, where I is in mA. Find $v_i = v_i$ for $I = 0$ μ A $= 1$ μ A, $= 100$ μ




Figure P4.48

***4.49** In the circuit shown in Fig. P4.49, diodes P through D_a are identical and each exhibits a voltage drop t 0.7 V at a 1-mA current.




Figure P4.49

- (a) For small input signals (e.g., 10 mV peak), find values of the small-signal transmission v_o/v_t for various values of $I: 0 \,\mu\text{A}, 1 \,\mu\text{A}, 10 \,\mu\text{A}, 100 \,\mu\text{A}, 1 \,\text{mA}, \text{and } 10 \,\text{mA}.$
- (b) For a forward-conducting diode, what is the largest signal-voltage magnitude that it can support while the corresponding signal current is limited to 10% of the de bias current. Now, for the circuit in Fig. P4.49, for 10-mV peak input, what is the smallest value of I for which the diode currents remain within $\pm 10\%$ of their de value?
- (c) For l = 1 mA, what is the largest possible output signal for which the diode currents deviate by at most 10% of their de values? What is the corresponding peak input? What is the total current in each diode?
- **4.50 In Problem 4.49 we investigated the operation of the circuit in Fig. P4.49 for small input signals. In this problem we wish to find the voltage transfer characteristic (VTC) v_O versus v_I for $-12 \text{ V} \le v_I \le 12 \text{ V}$ for the case I = 1 mA and each of the diodes exhibits a voltage drop of 0.7 V at a current of 1 mA. Toward this end, use the diode exponential characteristic to construct a table that gives the values of: the current i_O in the 10-k Ω resistor, the current in each of the four diodes, the voltage drop across each of the four diodes, and the input voltage v_I , for $v_O = 0$, -1 V. +2 V, +5 V, +9 V, +9.9 V, +9.99 V, +10.5 V, +11 V, and +12 V. Use these data, with extrapolation to negative values of v_I and v_O , to sketch the required VTC. Also sketch the VTC that results if I is reduced to 0.5 mA.
- **4.51 In the circuit shown in Fig. P4.51, I is a decurrent and v_i is a sinusoidal signal with small amplitude (less than 10 mV) and a frequency of 100 kHz. Representing the diode by its small-signal resistance r_d , which is a function of I, sketch the circuit for determining the sinusoidal output voltage V_o , and thus find the phase shift between V_i and V_o . Find the value of I that will provide a phase shift of -45° , and find the range of phase shift achieved as I is varied over the range of 0.1 times to 10 times this value.




Figure P4.51

- *4.52 Consider the voltage-regulator circuit shown in Fig. P4.52. The value of R is selected to obtain an output voltage V_O (across the diode) of 0.7 V_O
- (a) Use the diode small-signal model to show that the change in output voltage corresponding to a change of $1 \text{ V in } V^*$ is

$$\frac{\Delta V_O}{\Delta V''} = \frac{V_T}{V' + V_T - 0.7}$$

This quantity is known as the line regulation and is usually expressed in mV/V.

- (b) Generalize the expression above for the case of m diodes connected in series and the value of R adjusted so that the voltage across each diode is 0.7 V (and $V_{\rm O}=0.7m$ V).
- (c) Calculate the value of line regulation for the case $V^* = 10 \text{ V}$ (nominally) and (i) m = 1 and (ii) m = 3.






Figure P4.52

- *4.53 Consider the voltage-regulator circuit shown in Fig P4.52 under the condition that a load current I_i is drawn from the output terminal.
- (a) If the value of I_ℓ is sufficiently small that the corresponding change in regulator output voltage ΔV , is small enough to justify using the diode small-signal model, show that

$$\frac{\Delta V_O}{l_i} = -(r_d \parallel R)$$

This quantity is known as the load regulation and is usually expressed in mV/mA.

(b) If the value of R is selected such that at no load the voltage across the diode is 0.7 V and the diode current is I_D , show that the expression derived in (a) becomes

$$\frac{\Delta V_O}{l_L} = -\frac{V_T}{l_D} \frac{V^* - 0.7}{V^* - 0.7 + V_T}$$

Select the lowest possible value for I_D that results in a load regulation ≤ 5 mV/mA. If V' is nominally 10 V, what value

of R is required? Also, specify the diode required in terms of

- (c) Generalize the expression derived in (b) for the case of m diodes connected in series and R adjusted to obtain $V_o = 0.7m$ V at no load
- *4.54 Design a diode voltage regulator to supply 1.5 V to a 150- Ω load. Use two diodes specified to have a 0.7-V drop at a current of 10 mA. The diodes are to be connected to a +5-V supply through a resistor R. Specify the value for R. What is the diode current with the load connected? What is the increase resulting in the output voltage when the load is disconnected? What change results if the load resistance is reduced to 100 Ω ? To 75 Ω ? To 50 Ω ? (Hint: Use the small-signal diode model to calculate all changes in ouput voltage.)
- *4.55 A voltage regulator consisting of two diodes in series fed with a constant-current source is used as a replacement for a single carbon-zinc cell (battery) of nominal voltage 1.5 V. The regulator load current varies from 2 mA to 7 mA. Constant-current supplies of 5 mA, 10 mA, and 15 mA are available. Which would you choose, and why? What change in output voltage would result when the load current varies over its full range?
- ****4.56** A particular design of a voltage regulator is shown in Fig. P4.56. Diodes D_t and D_t are 10-mA units: that is, each has a voltage drop of 0.7 V at a current of 10 mA. Use the diode exponential model and iterative analysis to answer the following questions:
- (a) What is the regulator output voltage V_{α} with the 150- Ω load connected.
- (b) Find V_{ij} with no load.
- (c) With the load connected, to what value can the 5-V supply be lowered while maintaining the loaded output voltage within 0.1 V of its nominal value?
- (d) What does the loaded output voltage become when the 5-V supply is raised by the same amount as the drop found in (c)?




Figure P4.56

ter has the range of changes explored in (c) and (d) he what percentage does the output voltage change has each percentage change of supply voltage in the worst case

Section 4.4: Operation in the Reverse Breakdown Region—Zener Diodes

- **4.57** Partial specifications of a collection of zener diodes g_s provided below. For each, identify the massing parameter insestimate its value. Note from Fig. 4.17 that $J_{s_s} = J_{s_s}$
- (a) 1 10 (c) 1 , 19 (c) and 1 = 50 m/s
- (b) / 10 m A, 1 , 9 1 V and / 30 Q
- (c) $r_z = 2\Omega$, $V_y = 6.8 \text{ V, and } 1 = 6.6 \text{ V}$
- (d) $V_z = 18 \text{ V}, I_{zz} = 5 \text{ mA}, \text{ and } V_{zA} = 1.7 \text{ n } \text{ V}$
- (e) $I_{zz} = 200 \text{ mA}$, $V_z = 7.5 \text{ V}$, and $r_z = 1.5 \Omega$

Assuming that the power rating of a breakdown diode is established at about twice the specified zener current, is what is the power rating of each of the diodes described above?

- **D 4.58** A designer requires a shunt (c) dator of approximately 20 V. Two kinds of zener diodes are available 6.5 V devices with r_i of 10 Ω and 5.1-V devices with r_i of 30 Ω . For the two major choices possible, find the load regulator let this calculation neglect the effect of the regulator resistance R.
- **4.59** A shunt regulator utilizing a zener diode with monocemental resistance of 5 Ω is fed through an 8.2 Ω is tor. If the raw supply changes by 1.0 V, what is the consponding change in the regulated output voltage.
- 4.60 A 9.1-V zener diode exhibits its nominal voltage of test current of 28 mA. At this current the incremental restance is specified as 5 Ω . Find V_{z0} of the zener model but the zener voltage at a current of 10 mA and at 100 mA.
- **D 4.61** Design a 7.5-V zener regulator circuit us $n_{\rm c}$ a $^{2.5}$ V zener specified at 12 mA. The zener has an incremental resistance $r_{\rm c}=30~\Omega$ and a knee current of 0.5 m V. The resistance $r_{\rm c}=30~\Omega$ and a knee current of 0.5 m V. The resistance $r_{\rm c}=30~\Omega$ and a knee current of 0.5 m V. The resistance $r_{\rm c}=30~\Omega$ and a knee current of 0.5 m V. The resistance $r_{\rm c}=30~\Omega$ What is the value of R you have chosen? What is the resistance to output voltage when both the supplemental while the supplemental possible load resistor that can be used while the zener operates at a current no lower than the knee current while the supply is 10% low? What is the load voltage in this case.
- ***D 4.62** Provide two designs of shunt regulators that $I_{ij} = 10.5235$ zener diode, which is specified as follows $I_{ij} = 6.8$ V and $I_{ij} = 5.0$ for $I_{ij} = 20$ mA; at $I_{ij} = 0.25$ m V interesting knee), $I_{ij} = 750$ Ω . For both designs, the supply collops anominally 9 V and varies by ± 1 V. For the first describes assume that the availability of supply current is not a probability.

and thus operate the diode at 20 mA. For the second design, assume that the current from the raw supply is limited, and therefore you are forced to operate the diode at 0.25 mA. For the purpose of these initial designs, assume no load. For each design find the value of R and the line regulation.

0 *4.63 A zener shunt regulator employs a 9.1-V zener diode for which $V_z = 9.1 \text{ V}$ at $I_z = 9 \text{ mA}$, with $r_z = 30 \Omega$ and $I_{zz} = 0.3$ mA. The available supply voltage of 15 V can vary as much as $\pm 10\%$. For this diode, what is the value of V_{z0} ? For a nominal load resistance R, of 1 k Ω and a nominal zener current of 10 mA, what current must flow in the supply resistor R9 For the nominal value of supply voltage, select a value for resistor R. specified to one significant digit, to provide at least that current. What nominal output voltage results? For a ±10% change in the supply voltage, what variation in output voltage results? If the load current is reduced by 50%, what increase in V_o results? What is the smallest value of load resistance that can be tolerated while maintaining regulation when the supply voltage is low? What is the lowest possible output voltage that results? Calculate values for the line regulation and for the load regulation for this circuit using the numerical results obtained in this problem.

D *4.64 It is required to design a zener shunt regulator to provide a regulated voltage of about 10 V. The available 10-V, 1-W zener of type 1N4740 is specified to have a 10-V drop at a test current of 25 mA. At this current, its r_i is 7 Ω . The raw supply, V_5 , available has a nominal value of 20 V but can vary by as much as $\pm 25\%$. The regulator is required to supply a load current of 0 mA to 20 mA. Design for a minimum zener current of 5 mA.

- ta) Find 1/20
- (b) Calculate the required value of R.
- (c) Find the line regulation. What is the change in V_o expressed as a percentage, corresponding to the $\pm 25\%$ change in V_o ?
- (d) Find the load regulation. By what percentage does V_{ij} change from the no-load to the full-load condition?
- (e) What is the maximum current that the zener in your design is required to conduct? What is the zener power dissipation under this condition?

Section 4.5: Rectifier Circuits

4.65 Consider the half-wave rectifier circuit of Fig. 4.21(a) with the diode reversed. Let v_k be a sinusoid with 12-V peak amplitude, and let $R=1.5 \text{ k}\Omega$. Use the constant voltage-drop diode model with $V_B=0.7 \text{ V}$.

- ta) Sketch the transfer characteristic
- (b) Sketch the waveform of v_o
- (c) Find the average value of $v_{\rm c}$
- (d) Find the peak current in the diode
- (e) Find the PIV of the diode.

4.66 Using the exponential diode characteristic, show that for v_s and v_c both greater than zero, the circuit of Fig. 4.21(a) has the transfer characteristic

$$v_O = v_5 - v_D \text{ (at } v_D = 1 \text{ mA)} - V_T \ln \left(v_O / R \right)$$

where v_i and v_i , are in volts and R is in kilohms. Note that this relationship can be used to obtain the voltage transfer characteristic v_o vs v_i by finding v_i corresponding to various values of v_o

FIFT 4.67 Consider a half-wave rectifier circuit with a triangular-wave input of 5-V peak-to-peak amplitude and zero average, and with $R = 1 \text{ k}\Omega$. Assume that the diode can be represented by the constant-voltage-drop model with $V_D = 0.7 \text{ V}$. Find the average value of v_D .

4.68 A half-wave rectifier circuit with a 1-k Ω load operates from a 120-V (rms) 60-Hz household supply through a 10-to-1 step-down transformer. It uses a silicon diode that can be modeled to have a 0.7-V drop for any current What is the peak voltage of the rectified output? For what fraction of the cycle does the diode conduct? What is the average output voltage? What is the average current in the load?

4.69 A full-wave rectifier circuit with a 1-k Ω load operates from a 120-V (rms) 60-Hz household supply through a 5-to-1 transformer having a center-tapped secondary winding. It uses two silicon diodes that can be modeled to have a 0.7-V drop for all currents. What is the peak voltage of the rectified output? For what fraction of a cycle does each diode conduct? What is the average output voltage? What is the average current in the load?

4.70 A full-wave bridge rectifier circuit with a 1-k Ω load operates from a 120-V (rms) 60-Hz household supply through a 10-to-1 step-down transformer having a single secondary winding. It uses four diodes, each of which can be modeled to have a 0.7-V drop for any current. What is the peak value of the rectified voltage across the load? For what fraction of a cycle does each diode conduct? What is the average voltage across the load? What is the average current through the load?

4.71 It is required to design a full-wave rectifier circuit using the circuit of Fig. 4.22 to provide an average output voltage of:

- (a) 10 V
- (b) 100 V

In each case find the required turns ratio of the transformer.

Assume that a conducting diode has a voltage drop of 0.7 V.

The actine voltage is 120 V rms.




Figure P4.74

- **4.72** Repeat Problem 4.71 for the bridge rectifier circuit of Fig. 4.23.
- **D 4.73** Consider the full-wave rectifier in Fig. 4.22 when the transformer turns ratio is such that the voltage across the entire secondary winding is 24 V rms. If the input ac line voltage (120 V rms) fluctuates by as much as $\pm 10\%$, find the required PIV of the diodes. (Remember to use a factor of safety in your design.)
- **4.74** The circuit in Fig. P4.74 implements a complementary-output rectifier. Sketch and clearly label the waveforms of v_O^+ and v_O^- . Assume a 0.7-V drop across each conducting diode. If the magnitude of the average of each output is to be 15 V, find the required amplitude of the sine wave across the entire secondary winding. What is the PIV of each diode?
- **4.75** Augment the rectifier circuit of Problem 4.68 with a capacitor chosen to provide a peak-to-peak ripple voltage of (i) 10% of the peak output and (ii) 1% of the peak output. In each case:
- (a) What average output voltage results?
- (b) What fraction of the cycle does the diode conduct?
- (c) What is the average diode current?
- (d) What is the peak diode current?
- 4.76 Repeat Problem 4.75 for the rectifier in Problem 4.69.
- 4.77 Repeat Problem 4.75 for the rectifier in Problem 4.70.
- **D** *4.78 It is required to use a peak rectifier to design a dc power supply that provides an average dc output voltage of 15 V on which a maximum of ± 1 -V ripple is allowed. The rectifier feeds a load of 150 Ω . The rectifier is fed from the line voltage (120 V rms, 60 Hz) through a transformer. The diodes available have 0.7-V drop when conducting. If the designer opts for the half-wave circuit:
- (a) Specify the rms voltage that must appear across the transformer secondary.

- (b) Find the required value of the filter capacitor,
- (c) Find the maximum reverse voltage that will appear across the diode, and specify the PIV rating of the diode
- (d) Calculate the average current through the diode dunng conduction
- (e) Calculate the peak diode current.
- **D '4.79** Repeat Problem 4.78 for the case in which the designer opts for a full-wave circuit utilizing a center-tapped transformer.
- **D '4.80** Repeat Problem 4.78 for the case in which the designer opts for a full-wave bridge rectifier circuit.
- **D** *4.81 Consider a half-wave peak rectifier fed with a voltage v_s having a triangular waveform with 20-V peak-to-peak amphtude, zero average, and 1-kHz frequency. Assume that the diode has a 0.7-V drop when conducting. Let the load resistance $R=100~\Omega$ and the filter capacitor $C=100~\mu\text{F}$. Find the average dc output voltage, the time interval during which the diode conducts, the average drode current during conduction, and the maximum diode current.
- O *4.82 Consider the circuit in Fig. P4.74 with two equal filter capacitors placed across the load resistors R. Assume that the diodes available exhibit a 0.7-V drop when conducting. Design the circuit to provide ±15-V dc output voltages with a peak-to-peak ripple no greater than 1 V. Each supply should be capable of providing 200 mA dc current to its load resistor R. Completely specify the capacitors, diodes and the transformer.
- **4.83** The op amp in the precision rectifier circuit of Fig. P4.83 is ideal with output saturation levels of ± 12 V. Assume that when conducting the diode exhibits a constant voltage drop of 0.7 V. Find v, v_o , and v_i for
- (a) $v_i = +1 \text{ V}$
- (b) $v_i = +2 \text{ V}$
- (c) v_i = −1 ∨
- (d) $v_i = -2 \text{ V}$

Also, find the average output voltage obtained when v_i is a symmetrical square wave of 1-kHz frequency, 3-V amplitude, and zero average.




Figure P4.83

4.84 The op amp in the circuit of Fig. P4.84 is ideal with output saturation levels of ± 12 V. The diodes exhibit a constant 0.7-V drop when conducting. Find v_1 , v_2 , and v_0 for:

(a)
$$v_i = \pm 1 \text{ V}$$






Figure P4.84


Section 4.6: Limiting and Clamping Circuits

4.85 Sketch the transfer characteristic v_0 versus v_i for the limiter circuits shown in Fig. P4.85. All diodes begin conducting at a forward voltage drop of 0.5 V and have voltage drops of 0.7 V when conducting a current $i_D \ge 1$ mA.

4.86 The circuits in Fig. P4.85(a) and (d) are connected as follows: The two input terminals are tied together, and the two output terminals are tied together. Sketch the transfer characteristic of the circuit resulting, assuming that the cut-










Figure P4.85

in voltage of the diodes is 0.5 V and their voltage drop when conducting a current $i_0 \ge 1$ mA is 0.7 V.

4.87 Repeat Problem 4.86 for the two circuits in Fig. P4.85(a) and (b) connected together as follows: The two input terminals are tied together, and the two output terminals are tied together.

4.88 Sketch and clearly label the transfer characteristic of the circuit in Fig. P4.88 for $-20 \text{ V} \leq v_t \leq +20 \text{ V}$. Assume that the drodes can be represented by the constant-voltage-




Figure P4.88

drop model with $V_D = 0.7$ V. Also assume that the zener voltage is 8.2 V and that r_c is negligibly small.

•4.89 Plot the transfer characteristic of the circuit in Fig. P4.89 by evaluating v_t corresponding to $v_0 = 0.5$ V, 0.6 V, 0.7 V, 0.8 V, 0 V, -0.5 V, -0.6 V, -0.7 V, and -0.8 V. Assume that the diodes have 0.7-V drops at 1-mA currents. Characterize the circuit as a hard or soft limiter. What is the value of K? Estimate L_s and L_s .




Figure P4.89

- **4.90** Design limiter circuits using only diodes and $10\text{-}k\Omega$ resistors to provide an output signal limited to the range
- (a) -0.7 V and above
- (b) -2.1 V and above
- (c) ±1.4 V

Assume that each diode has a 0.7-V drop when conducting.

- 4.91 Design a two-sided limiting circuit using a resistor, two diodes, and two power supplies to feed a 1-k Ω load with nominal limiting levels of ± 3 V. Use diodes modeled by a constant 0.7 V. In the nonlimiting region, the voltage gain should be at least 0.95 V/V.
- *4.92 In the circuit shown in Fig. P4 92, the diodes exhibit 10.7 \ drop at 0.1 m \ for input over the range of ±5 V.

provide a calibrated sketch of the voltages at outputs B and C versus $v_{\rm e}$. For a 5-V peak, 100-Hz sinusoid applied at A, sketch the signals at nodes B and C.




Figure P4.92

**4.93 Sketch and label the voltage transfer characteristic v_0 versus v_1 of the circuit shown in Fig. P4.93 over a ± 10 -V range of input signals. All diodes are 1-mA units (i.e., each exhibits a 0.7-V drop at a current of 1 mA). What are the slopes of the characteristic at the extreme ± 10 -V levels?




Figure P4.93

- 4.94 A clamped capacitor using an ideal diode with cathode grounded is supplied with a sine wave of 10-V rms. What is the average (dc) value of the resulting output?
- *4.95 For the circuits in Fig. P4.95, each utilizing an ideal diode (or diodes), sketch the output for the input shown Label the most positive and most negative output levels. Assume $CR \gg T$.




Figure P4.95

CHAPTER 5

MOS Field-Effect Transistors (MOSFETs)

Introduction 231

- 5.1 Device Structure and Physical Operation 232
- 5.2 Current-Voltage Characteristics 247
- 5.3 MOSFET Circuits at DC 258
- 5.4 Applying the MOSFET in Amplifier Design 268
- 5.5 Small-Signal Operation and Models 276

- 5.6 Basic MOSFET Amplifier Configurations 291
- 5.7 Biasing in MOS Amplifier Circuits 1.
- 5.8 Discrete-Circuit MOS Amplifiers 3.
- 5.9 The Body Effect and Other Topics

Summary 328

Problems 329

IN THIS CHAPTER YOU WILL LEARN

- 1. The physical structure of the MOS transistor and how it works
- 2 How the voltage between two terminals of the transistor controls the current that flows through the third terminal, and the equations that describe these current-voltage characteristics.
- 3 How to analyze and design circuits that contain MOS transistors, resistors, and dc sources.
- 4 How the transistor can be used to make an amplifier, and how it can be used as a switch in digital circuits.
- 5 How to obtain linear amplification from the fundamentally nonlinear MOS transistor.
- 6 The three basic ways for connecting a MOSFET to construct amplifiers with different properties.
- 7 Practical circuits for MOS-transistor amplifiers that can be constructed using discrete components.

Introduction

Having studied the junction diode, which is the most basic two-terminal semiconductor device, we now turn our attention to three-terminal semiconductor devices. Three-terminal devices are far more useful than two-terminal ones because they can be used in a multitude of applications, ranging from signal amplification to digital logic and memory. The basic principle involved is the use of the voltage between two terminals to control the current flowing in the third terminal. In this way a three-terminal device can be used to realize a controlled source, which as we have learned in Chapter 1 is the basis for amplifier design. Also, in the extreme, the control signal can be used to cause the current in the third terminal to change from zero to a large value, thus allowing the device to act as a switch. As we shall see in Chapter 13, the switch is the basis for the realization of the logic inverter, the basic element of digital circuits.

There are two major types of three-terminal semiconductor devices, the metal-oxide-semiconductor field-effect transister (MOSEET), which is studied in this chapter, and the

bipolar junction transistor (BIT), which we shall study in Chapter 6. Although each of the two transistor types offers unique features and areas of application, the MOSFET has become by fransistor types offers unique to the device, especially in the design of integrated circuits (I(s) which are entire circuits fabricated on a single silicon chip.

Compared to BIIs, MOSELIS can be made quite small (i.e., requiring a small area on the silicon IC chip) and their manufacturing process is relatively simple (see Appendix 4) Also, their operation requires comparatively little power Furthermore, circuit designers have found ingenious ways to implement digital and analog functions utilizing MOSFELS almost exclusively (i.e., with very few or no resistors). All of these properties have made a possible to pack large numbers of MOSEETs (as many as 2 billion!) on a single IC chip to implement very sophisticated, very-large scale-integrated (VLSI) digital circuits such as those for memory and nacroprocessors. Analog circuits such as amplifiers and filters can also be implemented in MOS technology, albeit in smaller, less-dense chips. Also, both ana log and digital functions are increasingly being implemented on the same IC chip, in what is known as mixed-signal design.

The objective of this chapter is to develop in the reader a high degree of familiarity with the MOSEFT its physical structure and operation, terminal characteristics, circuit models, and basic circuit applications. Although discrete MOS transistors exist, and the material studied in this chapter will enable the reader to design discrete MOS circuits, our study of the MOSEF I is strongly influenced by the fact that most of its applications are in integrated-cir euit design. The design of IC analog and digital MOS circuits occupies a large proportion of the remainder of this book.

5.1 Device Structure and Physical Operation

The enhancement-type MOSFET is the most widely used field-effect transistor. Except for the last section, this chapter is devoted to the study of the enhancement-type MOSFET We begin in this section by learning about its structure and physical operation. This will lead to the current voltage characteristics of the device, studied in the next section

5.1.1 Device Structure

Figure 5.1, shows the physical structure of the n-channel enhancement-type MOSIFT. The meaning of the names "enhancement" and "n channel" will become apparent shortly. The transistor is fabricated on a p-type substrate, which is a single-crystal silicon water that prevides physical support for the device (and for the entire circuit in the case of an integrated circuit). Two heavily doped n-type regions, indicated in the figure as the n' source, and the n drain regions, are created in the substrate. A thin layer of silicon dioxide (SiO) of thick ness to (typically 1 to 10 nm), which is an excellent electrical insulator, is grown on the sur face of the substrate covering the area between the source and drain regions. Metal is deposited on top of the oxide layer to form the gate electrode of the device. Metal contacts are also made to the source region, the drain region, and the substrate, also known as the

oxide thickness is expressed in angstroms. An angstrom (A) is 10⁻¹ nm, or 10⁻¹⁰ m.

The notation no indicates heavily doped n-type silicon. Conversely, no is used to denote lightly doped n-type silicon. Similar notation applies for p-type silicon. A nanometer (nm) is 10% m or 0.001 µm. A micrometer (µm), or micron, is 10% m. Sometimes the




Figure 5.1. Physical structure of the enfoncement type NM 18 transistor, far perspective view, this crosses. the Typically 1 - 0.33 junto 1 jun 18 - 6.1 jun to 100 jam and the thickness of the oxide average exercises a tree range of 1 to 10 nm.

body. Thus four terminals are brought out, the gate terminal (G), the source terminal (S), the drain terminal (D), and the substrate or body terminal (B).

At this point it should be clear that the name of the device (metai-oxide semiconductor H I) is derived from its physical structure. The name, however, has become a general one and

In Fig. 5.1, the contact to the body is shown on the bottom of the device. This will prove helpful in Section 5.5 in explaining a phenomenon known as the body effect. It is important to note however that in actual ICs, contact to the body is made at a location on the top of the device.

is used also for FETs that do not use metal for the gate electrode. In fact, most modern MOS. is used also for the 15 mar do not select the selection of the selection o stheon, catled polysilicon as used to form the gate electrode (see Appendix A). Our description of MOSI EL operation and characteristics applies irrespective of the type of gate electrode

Another name for the MOSELE is the insulated-gate FFT or IGFE. This name also arises from the physical structure of the device, emphasizing the fact that the gate electrode is electrically insulated from the device body (by the oxide layer). It is this insulation that causes the current in the gate ferminal to be extremely small (of the order of $10^{10} / \Lambda_1$

Observe that the substrate forms pn junctions with the source and drain regions. In normal operation these pn junctions are kept reverse-biased at all times. Since, as we shall see shortly the drain will always be at a positive voltage relative to the source, the two pri junctions can be effectively cut off by simply connecting the substrate terminal to the source terminal. We shall assume this to be the case in the to lowing description of MOSFET operation. Thus, here the substrate will be considered as having no effect on device operation, and the MOSELT will be treated as a three-terminal device, with the terminals being the gate (G), the source (S), and the drain (D). It will be shown that a voltage applied to the gate controls current flow between source and drain. This current will flow in the longitudinal direction from drain to source in the region labeled "channel region". Note that this region has a length I and a width II two important parameters of the MOSEET Typically, Lis in the range of 0.03 µm to 1 µm, and If is in the range of 0.1 µm to 100 µm. Finally, note that the MOSELT is a symmetrical device thus its source and drain can be interchanged with no change in device characteristics

5.1.2 Operation with Zero Gate Voltage

With zero voltage applied to the gate, two back-to-back diodes exist in series between drain and source. One diode is formed by the pn junction between the n-drain region and the ptype substrate, and the other diode is formed by the pn junction between the p-type substrate and the n' source region. These back-to-back diodes prevent current conduction from drain to source when a voltage as applied. In fact, the path between drain and source has a venhigh resistance (of the order of $10^{12} \Omega$).

5 1.3 Creating a Channel for Current Flow

Consider next the situation depicted in Fig. 5.2. Here we have grounded the source and the drain and applied a positive voltage to the gate. Since the source is grounded, the gate voltage appears in effect between gate and source and thus is denoted. The positive voltage on the gate causes, in the first instance, the free holes (which are positively charged) to be repelled from the region of the substrate under the gate (the channel region). These holes are pushed downward into the substrate, leaving behind a carrier-depletion region. The depletion region's populated by the bound negative charge associated with the acceptor atoms. These charges are "ancovered" because the neutralizing holes have been pushed downward into the substrate

As well, the positive gate voltage attracts electrons from the n' source and drain regions (where they are in abundance) into the channel region. When a sufficient number of electrons accumulate near the surface of the substrate under the gate, an n region is in effect created. connecting the source and drain regions, as indicated in Fig. 5.2. Now if a voltage is applied between drain and source, current flows through this induced n region, carried by the mobile electrons. The induced n region thus forms a channel for current flow from drain to source and is afthy called so. Correspondingly, the MOSELL of Fig. 5.2 is called an n-channel MOSFFT or alternatively, an NMOS transistor. Note that an n-channel MOSIFT's




Figure 5.2. The enhancement type NMOS transistor with a positive voltage applied to the gate. An richannel is induced at the top of the substrate beneath the gate.

formed in a p-type substrate. The channel is created by inverting the substrate surface from p type to n type. Hence the induced channel is also called an **inversion layer**.

The value of $\frac{1}{100}$ at which a sufficient number of mobile electrons accumulate in the channel region to form a conducting channel is called the **threshold voltage** and is denoted $\frac{1}{100}$ Obviously. If for an n-channel H I is positive. The value of $\frac{1}{100}$ is controlled during device fabrication and typically lies in the range of 0.3 V to 1.0 V.

The gate and the channel region of the MOSFFF form a parallel-plate capacitor, with the oxide layer acting as the capacitor dielectric. The positive gate voltage causes positive charge to accumulate on the top plate of the capacitor (the gate electrode). The corresponding negative charge on the bottom plate is formed by the electrons in the induced channel. An electric field thus develops in the vertical direction. It is this field that controls the amount of charge in the channel, and thus it determines the channel conductivity and, in turn, the current that will flow through the channel when a voltage. It is applied. This is the origin of the name "field-effect transistor" (FET).

I to voltage across this parallel-plate capacitor, that is, the voltage across the oxide, must exceed V_i for a channel to form. When $V_i = 0$, as in Fig. 5.2, the voltage at every point along the channel is zero, and the voltage across the oxide (i.e., between the gate and the points along the channel) is uniform and equal to V_i . The excess of V_i , over V_i , is termed the effective voltage or the overdrive voltage and is the quantity that determines the charge in the channel. In this book, we shall denote $(v_{GS} - V_i)$ by v_{OV} .

$$v_{GS} - V_{I} \equiv v_{OV} \tag{5.1}$$

We can express the magnitude of the electron charge in the channel by

$$|Q| = C_{\sigma \tau}(WL)v_{\sigma V} \tag{5.2}$$

Some texts use V to denote the threshold valtage. We use V to avoid confusion with the thermal voltage V_{C} .

Ø

where C_{ox} called the oxide capacitance, is the capacitance of the parallel-plate capacitor per unit gate area (in units of $F/m\tau = 0$), such a width on the channel, and T is the length of the channel. The oxide capacitance C_{ox} is given by

$$C_{OX} = \frac{\varepsilon_{OX}}{t_{OX}} \tag{53}$$

where ε_{ai} is the permittivity of the silicon dioxide,

$$\varepsilon_{\perp} = 3.9 \varepsilon_0 = 3.9 \times 8.854 \times 10^{-12} = 3.45 \times 10^{-11} \text{ F/m}$$

The exide tanckness $t_{\rm c}$ is determined by the process technology used to fabricate the MOS FET. As an example, for a process with $t_{\rm ox}=4\,$ nm.

$$c_{\text{o.s.}} = \frac{3.45 \times 10^{-11}}{4 \times 10^{-9}} - 8.6 \times 10^{-3} \text{ F/m}^2$$

It is n uch more convenient to express C per m cron squared. For our example, this yields 8.6 fl. μm , where β denotes temtofa ad C(E). For a MOSEE L fabricated in this technology with a channel lengt $(Z=0.18) \mu m$ and a channel width $(B=0.72) \mu m$, the total capacitance between gate and channel is

$$C = C_0 WL = 8.6 \times 0.18 \times 0.72 = 1.1 \text{ fF}$$

Finally note from a q (\$ 2) that as a someteneed, the magnitude of the channel charge miceases proportionately. Sometimes this is depicted as an increase in the depth of the evan nell that is the larger the overdrive voltage, the deeper the channel.

5.1.4 Applying a Small v_{DS}

Having induced a channel, we now apply a positive voltage of between drain and source as shown in Fig. 5.3. We first consider the case where of is sincluded to the original original to flow through the induced nichannel occurrent is carried by free electrons traveling from source to drain thence the names source and crain. By convention, the direction of current flow is opposite to that of the flow of negative charge. This the current in the channel is will be from drain to source as indicated in Fig. 5.3.

We now wish to calculate the value of r. It ward that end, we first note that because . , is smill we can continue to assume that the voltage between the gate and various points along the channel remains approximately constant and equal to the value at the source end. , I have he effective voltage between the rate and the various points along the channel remains equal to another channel charge O is still given by Eq. (5.2). Of particular interest in calculating be currently in the charge per annochannel length which can be to and from Eq. (5.2) as

$$\frac{Q|}{\text{unit channel length}} = C_o, Wv_{OV}$$
 (5.4)

The voltage e establishes an electric field E across the length of the channel.

$$|E| = \frac{v_{DS}}{L} \tag{5.5}$$

This electric field in turn causes the chan elected rons to drift toward the drain with a relicity given by

Electron drift velocity –
$$\mu_{\nu}|E| = \mu_{\nu} \frac{v_{LS}}{I}$$
 (5.6)




Figure 5.3. An NMUS transport with the and with a small appoind. The device acts as presistance whose value is determined by the Specific it with a channel consequence is proportional to an and music is proportional to a second to the second specific in the depiction region is not shown (for simple 1).

where μ is the mobility of the electrons at the surface of the channel. It is a physical parameter whose value depends on the fabrication process technology. The value of π can now be found by multiplying the charge per unit channel length (Eq. 5.4) by the electron drift velocity (Eq. 5.6).

$$\mathbf{z}_{D} = \left[(\mu_{n} C_{ox}) \left(\frac{W}{L} \right) v_{OV} \right] v_{DS} \tag{5.7}$$

Thus, for small v_{OP} , the channel behaves as a linear resistance whose value is controlled by the overdrive voltage v_{OP} , which in turn is determined by v_{OS} :

$$i_D = \left[(\mu_n C_{os}) \left(\frac{W}{L} \right) (v_{GS} - V_i) \right] v_{DS}$$
 (5.8)

The conductance good the channel can be found from Eq. (5.7) or (5.8) as

$$g_{DS} = (\mu_n C_{ox}) \left(\frac{W}{L}\right) v_{OV}$$
 (5.9)

Ωľ

$$g_{DS} = (\mu_n C_{ox}) \left(\frac{W}{L}\right) (v_{GS} - V_i)$$
 (5.10)

Observe that the conductance is determined by the product of three factors (u = 1, (B/L), and = tor equivalently, <math>(U = 1, B/L) gain misight into MOSFFT operation, we consider each of the three factors in turn.

The first factor (u(t)), is determined by the process technology used to fabricite the MOSH 1. It is the product of the electron monthly, u, and the oxide capacitance t it makes physical sense for the channel conductance to be proportional to each of u and t

(why?) and hence to their product, which is termed the process transconductance parameter⁵ and given the symbol k' where the subscript n denotes n channel,

$$k_n' = \mu_n C_{ox} \tag{511}$$

It can be shown that with μ_n having the dimensions of meters squared per volt-second (m. V.s) and $C_{\alpha r}$ having the dimensions of farads per meter squared (F/m²). The dimensions of k'_n are amperes per volt squared (A/V²).

The second factor in the expression for the conductance g, in Eqs. (5.9) and (5.10) is the transistor **aspect ratio** (B/L). That the channel conductance is proportional to the channel width B and inversely proportional to the channel length L should make perfect physical sense. The (W/L) ratio is obviously a dimensionless quantity that is determined by the device designer. Indeed, the values of B and E can be selected by the device designer to give the device the E-characteristics desired. For a given fabrication process, however, there is a minimum channel length, E-in fact, the minimum channel length that is possible with a given fabrication process is used to characterize the process and its being continually reduced as technology advances. For instance, in 2009 the state-of-the-art in commercially available MOS technology was a 45-nm process, meaning that for this process the minimum channel length possible was 45 nm. I mally, we should note that the oxide thickness E-scales down with E-Thus, for a 0.13-pm technology, E-is 2.7 nm, but for the modern 45-nm technology E-is about 1.4 nm.

The product of the process transconductance parameter k_n and the transistor aspect rate (W/L) is the MOSFET transconductance parameter k_n .

$$k_n = k_n'(W/L) \tag{5.12a}$$

OF

0

$$k_n = (\mu_n C_{ox}) (W/L) \tag{5.12h}$$

The MOSFET parameter k_n has the dimensions of A/V².

The third term in the expression of the channel conductance g_{ij} is the overdrive voltage in. This is hardly surprising since g_{ij} directly determines the magnitude of electron charge in the channel. As will be seen, g_{ij} is a very important circuit-design parameter. In this book, we will use g_{ij} and g_{ij} interchangeably.

We conclude this subsection by noting that with _____, kept small, the MOSI I I behaves a linear resistance / ____ whose value is controlled by the gate voltage _____

$$r_{DS} = \frac{1}{g_{DS}}$$

$$r_{DS} = \frac{1}{(\mu_n C_{ox})(W/L)v_{OY}}$$
(5.13a)

$$r_{DS} = \frac{1}{(\mu_i C_{-1}(B_i I))}$$
 (5.13b)

The operation of the MOSFET as a voltage-controlled resistance is further illustrated in Fig. 5.4, which is a sketch of v_D versus v_{DS} for various values of v_{DS} . Observe that the

This name arises from the fact that $(\mu_n C_{ox})$ determines the transconductance of the MOSFET, as we have seen short y.




Figure 5.4. The inch macteristics of the MOSEET in Eq. 5.3 when the voltage applied between drain and source in its kept still. The device operates as a linear resistance whose value is controlled by

resistance is infinite for v_{OP} . V_n and decreases as v_{op} is increased above V_n . It is interesting to note that although v_{OP} (and, of course, k_n).

The description above indicates that for the MOSELT to conduct, a channel has to be induced. Then, increasing $a_{i,j}$ above the threshold voltage I' enhances the channel, hence the names **enhancement-mode operation** and **enhancement-type MOSELT**. Finally, we note that the current that leaves the source term nal (i) is equal to the current that enters the drain terminal (i_0) , and the gate current $i_0 = 0$.

EXERCISE

5.1 A 0 18- μ m labrication process is specified to have $t_0 = 4 \text{ nm } \mu = 450 \text{ cm}^2 \text{ V/s}$, and V = 0.5 V. Find the value of the process transconductance parameter k'. For a MOSELT with minimum length tabricated in this process, find the required value of W so that the device exhibits a channel resistance r_{DS} of $1 \text{ k}\Omega$ at $r_{GS} = 1 \text{ V}$.

Ans. 388 μA/V²; 0.93 μm

5.1.5 Operation as v_{DS} is increased

We next consider the situation as ρ_0 s increased. For this purpose, let ρ_0 be held constant at a value greater than V_0 , that is, let the MOSF i. I be operated at a constant overdrive voltage V_0 . Refer to Fig. 5.5, and note that V_0 appears as a voltage drop across the length of the channel. That is, as we travel along the channel from source to drain, the voltage timeasured relative to the source) increases from zero to ρ_0 . Thus the voltage between the gate and points along the channel (eccreases from $\rho_0 = V_0 + V_0$), at the source end to $\rho_0 = V_0 + V_0$, at the drain end. Since the channel depth depends on this voltage, and specifically on the amount by which this voltage exceeds V_0 we find that the channel is no longer of uniform depth rather, the channel will take the tapered shape shown in Fig. 5.5, being deepest at the source end (where the depth is proportional to $V_0 = V_0$). This point is further illustrated in Fig. 5.6.

For simplicity, we do not show in Fig. 5.5 the depletor region. Physically speaking it is the widening of the depletion region as a result of the increased $\tau_{\rm in}$ that makes the charnel shallower near the drain




Figure 5.5 Operation of the enhancement NMOS transistor as . , , is increased. The induced channel acquires a tapered shape, and its resistance increases as v_{OS} is increased. Here, v_{GS} is kept constant it, value > V_i : $v_{GS} = V_i + V_{OV}$.




Figure 5.6 (a) For a MOSFET with $v_{os} = V_1 + V_0$, appliest on of . causes the voltage drop along the channel to vary linearly, with an average value of . at the inadpoint Since . If the channel stricks at the drain end (b) The channel shape corresponding to the situation in (a). While the depth of the channel at the source end is still proportional to V_{ors} that at the drain end is proporational to $(V_{ob} - v_{fis})$.




Figure 5.7 The drain current r versus the drain to so acces voltage — for an enhancement type NMOS transistor operated with $v_{68} = V_r + V_{60}$.

As τ_i is increased, the channel becomes more tapered and its resistance increases correspondingly. Thus, the τ_i curve does not continue as a straight line but bends as shown in Fig. 5.7. The equation describing this portion of the t_i curve can be easily derived by utilizing the information in Fig. 5.6. Specifically, note that the charge if the tapered channel is proportional to the channel cross-sectional area shown in Fig. 5.6(b). This area in turn can be easily seen as proportional to $\tau(t_i, t_i, t_i)$ or $\tau(t_i, t_i)$. Thus, the relationship between τ_i and τ_i can be found by replacing Γ_i , in Eq. (5.7) by $\tau(t_i, t_i)$.

$$i_D = k_a' \left(\frac{W}{I}\right) \left(V_{OV} - \frac{1}{2}v_{DS}\right) v_{DS} \tag{5.14}$$

This relationship describes the semiparabolic portion of the i curve in Fig. 5.7. It applies to the entire segment down to j, ≈ 0 . Specifically, note that as j is reduced, we can neglect j, relative to j, j in the factor in parentheses, and the expression reduces to that in Eq. (5.7). The latter of course is an approximation and applies only for small (i.e., near the origin).

There is another useful interpretation of the expression in Eq. (5.14). From Fig. 5 or a) we see that the average voltage along the channel is -. Thus, the average voltage that gives rise to channel charge and hence to r is no longer F_{o} , but $(F_{o}) = 0$, which is indeed the factor that appears in Eq. (5.14). Finally, we note that Eq. (5.14) is frequently written in the alternate form

$$i_D = k_n^* \left(\frac{W}{I} \right) \left(V_{OV} v_{DS} - \frac{1}{2} v_{DS}^2 \right)$$
 (5.15)

Furthermore, for an arbitrary value of V_{ex} , we can replace V_{ex} by $V_{ex} = V$ and rewrite Eq. (5.15) as

$$i_D = k_n^* \left(\frac{W}{L} \right) \left[(v_{GS} - V_t) v_{DS} - \frac{1}{2} v_{DS}^2 \right]$$
 (5.16)

5.1.6 Operation for $v_{os} \ge V_{ov}$

The above description of operation assumed that even though the channel became tapered, it still had a finite (nonzero) depth at the drain end. This in turn is achieved by keeping τ_{DS} sufficiently small that the voltage between the gate and the drain. τ_{DS} exceeds Γ_{CD} . This is indeed the situation shown in Fig. 5.6(a). Note that for this situation to obtain, τ_{DS} must not exceed Γ_{DD} , for as $\tau_{DS} = \Gamma_{DS}$, and the channel depth at the drain end reduces to zero.

Figure 5.8 shows $\frac{1}{100}$ reaching $\frac{1}{100}$, and $\frac{1}{100}$ correspondingly reaching $\frac{1}{100}$. The zero depth of the channel at the drain end gives rise to the term **channel pinch-off** Increasing $\frac{1}{100}$ beyond this value (i.e. $\frac{1}{100} > \frac{1}{100}$) has no effect on the channel shape and charge, and the current through the channel remains constant at the value reached for $\frac{1}{100} = \frac{1}{100}$. The drain current thus **saturates** at the value found by substituting $\frac{1}{100} = \frac{1}{100}$ in Eq. (5.14).

$$i_D = \frac{1}{2} k_n' \left(\frac{W}{L}\right) V_{OV}^2 \tag{5.17}$$

The MOSFET is then said to have entered the saturation region (or, equivalently, the saturation mode of operation). The voltage and which saturation occurs is denoted to passe.

$$V_{DS_{\text{sat}}} = V_{OV} = V_{GS} - V_c \tag{5.18}$$

It should be noted that channel pinch-off does not mean channel blockage. Current continues to flow through the pinched-off channel, and the electrons that reach the drain end of the




Figure 5.8 Operation of MOSELT with $v_{GS} = V_i + 1$, as its increased to V_i . At the drain end decreases to V_i , and the channel depth at the drain end reduces to zero (pinch off). At this point, the MOSELT channel shape and V_i remains constant.

243

channe are accelerated through the depletion region that exists there (not shown in Fig. 5.5) and into the drain terminal. Any increase in ____, above 1___, appears as a voltage drop across the depletion region. Thus, both the current through the channel and the voltage drop across it remain constant in saturation.

He saturation portion of the $\tau_{t+1/2}$ curve is, as expected, a horizontal straight line, as indicated in Fig. 5.7. Also indicated in Fig. 5.7 is the name of the region of operation obtained with a continuous (non-pinched-off channel, the **triode region**. This name is a carryover from the days of vacuum-tube devices, whose operation a FET resembles.

Finally, we note that the v_{ij} relationship in saturation can be generalized by replacing the constant overdrive voltage V_{OV} by a variable one, v_{OV} :

$$i_D = \frac{1}{2} k_n' \left(\frac{W}{L}\right) v_{OV}^2 \tag{5.19}$$

Also, i_D , can be replaced by (i_D, i_D) to obtain the alternate expression for saturation mode i_D ,

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L}\right) (v_{GS} - V_I)^2$$
 (5.20)

Excurripity S. II

Consider a process technology for which $L_{min}=0.4~\mu m$, $t_{sc}=8~n m$, $\mu_{sc}=450~c m/V/s$, and k=0.7~V

- (a) Find C_{ar} and k'_{a} .
- (b) For a MOSEFT with $B/I=8~\mu m$ (F8 μm , calculate the values of $I_{\rm c}$, $I_{\rm c}$, and $I_{\rm c}$ needed to operate the transistor in the saturation region with a dc current $I_{\rm c}=100~\mu A$
- (c) For the device in (b) find the values of $V_{\rm c}$ and $V_{\rm c}$ required to cause the device to operate as a 1000 Ω resistor for very small $v_{\rm res}$.

Solution

(a)
$$C_{os} = \frac{\mathcal{E}_{os}}{t_{os}} = \frac{3.45 \times 10^{-1}}{8 \times 10^{-9}} - 4.32 \times 10^{-3} \,\text{F/m}^2$$

$$= 4.32 \,\text{fF/}\mu\text{m}^2$$

$$k'_{o} = \mu_{o}C_{os} = 450 \,\text{(cm}^2/\text{V·s)} \times 4.32 \,\text{(fF/}\mu\text{m}^2\text{)}$$

$$450 \times 10^8 \,\text{(}\mu\text{m}^2/\text{V·s)} \times 4.32 \times 10^{-15} \,\text{(F/}\mu\text{m}^2\text{)}$$

$$- 194 \times 10^{-6} \,\text{(F/}\text{V·s)}$$

$$- 194 \,\mu\text{A/}\text{V}^2$$

(b) For operation in the saturation region,

$$i_{1}=\frac{1}{2}\lambda_{1}^{2}\frac{H}{I}=m^{2}$$

Thus,

$$100 \, = \, \frac{1}{2} \times 194 \times \frac{8}{0.8} V_{OF}^2$$

which results in

$$V_{OV} = 0.32 \text{ V}$$

Example 5.1 continued

Thus,

$$V_{GS} = V_r + V_{OV} = 1.02 \text{ V}$$

und

$$V_{DSmin} = V_{OV} = 0.32 \text{ V}$$

(c) For the MOSFET in the triode region with v_{DS} very small,

 $r_{DS} = \frac{1}{\lambda'_n \frac{W}{L} V_{QL}}$

Thus

$$1000 = \frac{1}{194 \times 10^{-6} \times 10 \times V_{OF}}$$

which yields

$$V_{OV} = 0.52 \text{ V}$$

Thus,

$$V_{GS} = 1.22 \text{ V}$$

- 5.2 For a 0.8-μm process technology for which t_e = 15 nm and μ = 550 cm² V/s. find C_e, k'_e, and the overdrive voltage V_{OI} required to operate a transistor having B/L = 20 in saturation with I_e = 0.2 mA. What is the minimum value of V_{OI} needed⁹ Ans. 2.3 fF/μm²; 127 μA/V²; 0.40 V; 0.40 V
- DS 3 A circuit designer intending to operate a MOSFET in saturation is considering the effect of changing the device dimensions and operating voltages on the drain current. Specifically, by what factor does I_D change in each of the following cases?
 - (a) The channel length is doubled.
 - (b) The channel width is doubled.
 - (c) The overdrive voltage is doubled.
 - (d) The drain-to-source voltage is doubled
 - (e) Changes (a), (b), (c), and (d) are made simultaneously

Which of these cases might cause the MOSF of to leave the saturation region?

Ans. 0.5.2:4: no change 4, case (c) if it is smaller han 2.1 ii

5.1.7 The p-Channel MOSFET

Figure 5.9(a) shows a cross-sectional view of a p-channel enhancement type MOSFFT. The structure is similar to that of the NMOS device except that here the substrate is n type and the source and the drain regions are p type that is, all semiconductor regions are reversed in polarity relative to their counterparts in the NMOS case. The PMOS and NMOS transistor are said to be complementary devices.

To induce a channel for current flow between source and drain, a negative voltage is applied to the gate mattre between gate and source, as indicated in Fig. 5.9(b). By increasing the magni-




Figure 5.9 (a) Physical structure of the PMOS transistor. Note that it is six-clar to the NMCS transistor shown in light Necept that all semiconductor regions are reversed in policity. (b) A negative voltage of magnitude greater than 1 induces a pichannel, and a negative of causes a current rate flow from source to drain

tude of the negative, ap channel is established as shown in Fig. 5.9(b). This condition can be described as

$$v_{GS} \leq V_{tp}$$

or, to avoid dealing with negative signs,

$$|v_{GS}| \geq |V_{tp}|$$

Now, to cause a current i_j to flow in the j-channel, a negative voltage j_j , is applied to the drain. The current i_j , is carried by holes and flows through the channel from source to drain. As we have done for the NMOS transistor, we define the process transconductance parameter for the PMOS device as

$$k_p' = \mu_p C_{ox}$$

where μ_p is the mobility of the holes in the induced p channel. Typically, $\mu=0.25~\mu$, to 0.8 μ_n and is process technology dependent. The transistor transconductance parameter k_n is obtained by multiplying k'_n by the aspect ratio B/I_n .

$$k_p = k_p'(W/L)$$

The remainder of the description of the physical operation of the p-channel MOSFFI follows that for the NMOS device, except of course for the sign reversals of all voltages We will present the complete current voltage characteristics of both NMOS and PMOS transistors in the next section.

PMOS technology originally dominated MOS integrated-circuit manufacturing, and the original microprocessors utilized PMOS transistors. As the technological difficulties of fabricating NMOS transistors were solved, NMOS completely supplanted PMOS. The main reason for this change is that electron mobility μ is higher by a factor of 2 to 4 than the hole mobility u, resulting in NMOS transistors having greater gains and speeds of operation than PMOS devices. Subsequently, a technology was developed that permits the tabrication of both NMOS and PMOS transistors on the same chip. Appropriately called complementary MOS, or CMOS, this technology is currently the dominant electronics technology.

5.1.8 Complementary MOS or CMOS

As the name implies complementary MOS technology employs MOS transistors of both polarities. Although CMOS circuits are somewhat more difficult to fabricate than NMOS, the availability of complementary devices makes possible many powerful circuit configurations. Indeed, at the present time CMOS is the most widely used of all the IC technologies. This statement applies to both analog and digital circuits. CMOS technology has virtually replaced designs based on NMOS transistors alone. Furthermore, by 2009 CMOS technology had taken over many applications that just a few years earlier were possible only with bipolar devices. Throughout this book, we will study many CMOS circuit techniques.

Figure 5.10 shows a cross section of a CMOS chip illustrating how the PMOS and NMOS transistors are fabricated. Observe that while the NMOS transistor is implemented directly in the p-type substrate, the PMOS transistor is fabricated in a specially created n region, known as an n well. The two devices are isolated from each other by a thick region of oxide that functions as an insulator. Not shown on the diagram are the connections made to the p-type body and to the n well. The latter connection serves as the body terminal for the PMOS transistor.

5.1.9 Operating the MOS Transistor in the Subthreshold Region

The above description of the n-channel MOSEE I operation implies that for $v_{i,j} \in V_i$, no current flows and the device is cut off. This is not entirely true, for it has been found that for values of v_i smaller than but close to I, a small drain current flows. In this subthreshold region of operation, the drain current is exponentially related to $v_{i,j,k}$, much like the i_i $v_{i,j,k}$ relationship of a BJT, as will be shown in the next chapter.

Although in most applications the MOS transistor is operated with a special, but a growing number of applications that make use of subthreshold operation in Chapter 13, we will briefly consider subthreshold operation.





Figure 5.10 Cross section of a CMOS integrated circuit. Note that the IMOS transistor is formed in a separate n type region, known as in n well. Another arrangement is also possible in which an n-type body is used and the n device is formed in a p-well. Not shown are the connections made to the p-type body and to the n-well; the latter functions as the body terminal for the p-channel device.

5.2 Current-Voltage Characteristics

Building on the physical foundation established in the previous section for the operation of the enhancement MOS transistor, in this section we present its complete current voltage characteristics. These characteristics can be measured at dc or at low frequencies and thus are called static characteristics. The dynamic effects that limit the operation of the MOSEEF at ligh frequencies and high switching speeds will be discussed in Chapter 9.

5.2.1 Circuit Symbol

Figure 5.11(a) shows the circuit symbol for the n-channel enhancement-type MOSEFT. Observe that the spacing between the two vertical lines that represent the gate and the channel indicates the fact that the gate electrode is insulated from the body of the device. The polarity of the p-type substrate (body) and the n-channel is indicated by the arrowhead on the



Eigure 5.11 (a) C (cuit symbol for the *n*-channel enhancement type MOS) EE (b) Modified circuit symbol with an arrowhead on the source terminal to dis metrish it from the diast and to indicate device polar by the *n*-channel) (c) Simplified circuit symbol to be used when the source is connected to the body or when the effect of the body on device operation is unimportant.

line representing the body (B). This arrowhead also indicates the polarity of the transistor namely, that it is an *n*-channel device.

Although the MOSIFI is a symmetrical device, it is often useful in circuit design to designate one terminal as the source and the other as the drain (without having to write 5 and 1) beside the terminals). This objective is achieved in the modified circuit symbol shown in Fig. 5.11(b). Here an arrowhead is placed on the source terminal, thus distinguishing it from the drain terminal. The arrowhead points in the normal direction of current flow and thus indicates the polarity of the device tire, in channel). Observe that in the modified symbol there is no need to show the arrowhead on the body line. Although the circuit symbol of Fig. 5.11(b) clearly distinguishes the source from the drain, in practice it is the polarity of the voltage impressed across the device that determines source and drain, the drain is alway positive relative to the source in an in-channel FET.

In appareations where the source is connected to the body of the device, a further simplification of the circuit symbol is possible, as indicated in Fig. 5-11(c). This symbol is also used in applications when the effect of the body on circuit operation is not important, as will be seen later

5.2.2 The i_p - v_{DS} Characteristics

Table 5.1 provides a compilation of the conditions and the formulas for the operation of the NMOS transistor in each of the three possible regions, the entoff region, the triode region, and the saturation region. The first two are iseful if the MOSEET is to be utilized as a switch. On the other hand, if the MOSEET is to be used to design an amplifier, it must be operated in the saturation region. The rationale for these choices will be addressed in Section 5.4.


At the top of Table 5.1 we show a circuit consisting of an NMOS transistor and two desupplies providing $\frac{1}{2}$ and $\frac{1}{2}$. This conceptual circuit can be used to measure the $L_{-1/2}$ characteristic curves of the NMOS transistor. Each curve is measured by setting $\frac{1}{2}$ to desired constant value, varying $\frac{1}{2}$, and measuring the corresponding $L_{L_{1/2}}$. Two of these characteristic curves are shown in the accompanying diagram, one for $\frac{1}{2}$, and the other for $\frac{1}{2}$, $\frac{1}{2}$, (Note that we now use L_{-1} to denote the threshold voltage of the NMOS transistor to distinguish it from that of the PMOS transistor, denoted $L_{-1/2}$)

As Table 5.1 shows, the boundary between the triode region and the saturation region's determined by whether——is less or greater than the overdrive voltage—, at which the transistor is operating. An equivalent way to check for the region of operation is to examine the relative values of the drain and gate voltages. To operate in the triode region, the gale voltage must exceed the drain voltage by at least (), volts, which ensures that the channel remains continuous (not pinched off). On the other hand, to operate in saturation, the channel must be pinched off at the drain end, pinch-off is achieved here by keeping—, higher than—, it is that is not showing—to facilities by more than 1, volts. The graphical construction of Fig. 5.12 should serve to remind the reader of these conditions.

A set of i_1 characteristics for the NMOS transistor is shown in Fig. 5.13. Observe that each graph is obtained by setting i_1 above I_2 by a specific value of overdrive voltage denoted I_1 , I_2 , I_3 , and I_4 , This in turn is the value of I_{100} at which the corresponding graph saturates, and the value of the resulting saturation current is directly determined by the value of I_{100} , namely, I_1 , I_2 , I_3 , I_4 , I_4 , I_5 , I_6 , The reader is advised to commit to memory both the structure of these graphs and the coordinates of the saturation points.

the locus of the saturation points, is a parabolic curve described by

$$i_D = \frac{1}{2} k_n' \left(\frac{W}{I} \right) v_D^2,$$






Figure 5.12. The relative levels of the terminal voltages of the enhancement NMOS transistor for operation in the triode region and in the saturation region.




Figure 5.13. The research and the characteristics for an enhancement type NAIOS transistor

5.2.3 The $i_D - v_{GS}$ Characteristic

When the MOSFFT is used to design an amplifier, it is operated in the saturation region. As Fig. 5.13 indicates, in saturation the drain current is constant determined by ϵ_{ijk} (or ϵ_{ijk} and is independent of ϵ_{ijk} . That is, the MOSFET operates as a constant-current source where the value of the current is determined by ϵ_{ijk} . In effect, then, the MOSFET operates as a voltage-controlled current source with the control relationship described by

$$i_D = \frac{1}{2} k'_n \left(\frac{W}{L}\right) (v_{GS} - V_{en})^2$$
 (5.21)

or in terms of v_{OV} ,

$$i_D = \frac{1}{2} k_n' \left(\frac{W}{L}\right) v_{OV}^2 \tag{5.22}$$

This is the relationship that underlies the application of the MOSEET as an amplifier. That it is nonlinear should be of concern to those interested in designing linear amplifiers. Never theless, later in this chapter, we will see how one can obtain linear amplification from this nonlinear control or transfer characteristic.

Figure 5.14 shows the t_i characteristic of an NMOS transistor operating in saturation. Note that if we are interested in a plot of t_0 versus t_0 , we simply shift the origin to the point $t_0 = 1$.

The view of the MOSFET in the saturation region as a voltage-controlled current source is illustrated by the equivalent-circuit representation shown in Fig. 5.15. For reasons that will become apparent shortly, the circuit in Fig. 5.15 is known as a large-signal equivalent circuit. Note that the current source is ideal, with an infinite output resistance representing the independence, in saturation, of t_D from . This, of course, has been assumed in the idealized model of device operation utilized thus far. We are about to rectify an important shortcoming of this model. First, however, we present an example.





Figure 5.14. The resolution characteristic of an NMOS transistor operating in the saturation region. The resolutions are saturated as a second characteristic can be obtained by simply re-labelling the horizon all axis, that is, shifting the origin to the point $v_{GS} = V_{to}$



Exerciple II

Consider an NMOS transistor labricated in a 118-jum process with L = 0.18 jum and B = 2 jum. The process technology is specified to have $C_m = 8.6 \, \mathrm{H} \, \mu \mathrm{m}$, $\mu_e = 450 \, \mathrm{cm} \, \, \mathrm{V} \, \mathrm{s}$, and $V_m = 0.5 \, \mathrm{V}$

- (a) Find V_{ex} and V_{ex} that result in the MOSELT operating at the edge of saturation with $I_{ex}=100~\mu$ V
- (b) If V_{GS} is kept constant, find V_{DS} that results in $I_D = 50 \, \mu\text{A}$. (c) To investigate the use of the MOSELE is a linear amphilier, let it be operating in saturation with $V_{DS} = 0.3 \text{ V}$. Find the change in v resulting from v_0 , changing from 0.7 V by $\pm 0.01 \text{ V}$ and by -0.01 V

Solution

First we determine the process transconductance parameter k'_n

$$k'_n = \mu_n C_{\alpha x}$$

= $450 \times 10^{-4} \times 8.6 \times 10^{-15} \times 10^{12} \text{ A/V}^2$
= $387 \,\mu\text{A/V}^2$

and the transistor transconductance parameter k_n ,

$$k_n = k'_n \left(\frac{W}{L} \right)$$
$$= 387 \left(\frac{2}{0.18} \right) = 4.3 \text{ mA/V}^2$$

(a) With the transistor operating in saturation,

$$I_{k} = \frac{1}{5} \kappa_{k} T^{\frac{1}{2}},$$

Thus,

$$100 = \frac{1}{2} \times 4.3 \times 10^3 \times V_{OV}^2$$

which results in

$$V_{OV} = 0.22 \text{ V}$$

Thus.

$$V_{GS} = V_{tn} + V_{OV} = 0.5 + 0.22 = 0.72 \text{ V}$$

and since operation is at the edge of saturation.

$$V_{DS} = V_{OV} = 0.22 \text{ V}$$

(b) With $V_{\rm ex}$ kept constant at 0.72 V and $I_{\rm ex}$ reduced from the value obtained at the edge of saturation, the MOSFET will now be operating in the triode region, thus

$$I_D = k_n \left[V_{OV} \ V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$50 = 4.3 \times 10^3 \left[0.22 V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

which can be rearranged to the form

$$V_{DS}^2 - 0.44 V_{DS} + 0.023 = 0$$

This quadratic equation has two solutions

$$V_{DS} = 0.06 \, \text{V}$$
 and $V_{DS} = 0.39 \, \text{V}$

The second answer is greater than k_{ij} and thus is physically meaningless, since we know that the transistor is operating in the triode region. Thus we have

$$V_{DS} = 0.06 \text{ V}$$

Example 5.2 continued

(c) For $t_{\rm ext} = 0.7 \text{ V}$, $t_{\rm ext} = 0.2 \text{ V}$, and since $t_{\rm ext} = 0.3 \text{ V}$, the transistor is operating in saturation and

$$I_D = \frac{1}{2} k_n V_{O1}^2$$

$$= \frac{1}{2} \times 4300 \times 0.04$$

$$= 86 \text{ µA}$$

Now for $v_{GS} = 0.710 \text{ V}$, $v_{OT} = 0.21 \text{ V}$ and

$$t_D = \frac{1}{2} \times 4300 \times 0.21^2 = 94.8 \ \mu A$$

and for $v_{GS} = 0.690 \text{ V}, v_{GV} = 0.19 \text{ V}$, and

$$t_D = \frac{1}{2} \times 4300 \times 0.19^2 = 77.6 \ \mu A$$

Thus, with $\Delta V_{GS} = \pm 0.01 \text{ V}$, $\Delta i_D = 8.8 \text{ } \mu\text{A}$; and for $\Delta V_{GS} = \pm 0.01 \text{ V}$, $\Delta i_D = \pm 8.4 \text{ } \mu\text{A}$.

We conclude that the two changes are almost equal, an indication of almost-linear operation when the changes in , , are kept small. This is just a preview of the "small-signal operation" of the MOSFFT studred in Sections 5.4 and 5.5.

- 5.4 An NMOS transistor is operating at the edge of saturation with an overdrive voltage V_{ij} and a drain current F, 11 F, is doubled, and we must maintain operation at the edge of saturation, what should V_{DS} be changed to? What value of drain current results? Ans. $2V_{OV}$; $4I_D$
- 5.5 An n channel MOSEFT operating with $\Gamma_{ij} = 0.5 \,\mathrm{V}$ exhibits a linear resistance $r_{tis} = 1 \,\mathrm{k}\Omega$ when ... is very small. What is the value of the device transconductance parameter k,? What is the value of the current I_D obtained when v_{DS} is increased to 0.5 V? and to 1 V? Ans. 2 mA/V2; 0.25 mA; 0.25 mA

5.2.4 Finite Output Resistance in Saturation

Equation (5.21) and the corresponding large-signal equivalent circuit in Fig. 5.15, as well as the graphs in Fig. 5.13, indicate that in saturation, it is independent of Thus, a change V in the dr. in te-source voltage causes a zero change in ℓ , which implies that the incremental resistance looking into the drain of a saturated MOSH I is infinite. This, however, is at idealization based on the premise that once the channel is pinched off at the drain end, further increases it have no effect on the channel's shape. But, in practice, increasing the beyond does affect the channel somewhat Specifically, as a smereased, the channel punch off point is moved slightly away from the drain, toward the source. This is illustrated in Fig. 5.16, from which we note that the voltage across the channel remains constant at π_0 . and the additional voltage applied to the drain appears as a voltage drop across the narrow depletion region between the end of the channe, and the drain region. This voltage accelerates the electrons that reach the drain end of the channel and sweeps their across the depletion region into the drain. Note, however, that (with depletion-layer widening) the channel

0

0

0




Figure 5.16 Increasing v_1 beyond v_{press} causes the channel pinch-off point to move slightly away from the drain, thus reducing the effective channel length (by ΔL).

length is in effect reduced, from L to $L-\Delta L$, a phenomenon known as channel-length modulation. Now, since i_D is inversely proportional to the channel length (Eq. 5.21), i increases with v_{DS}

This effect can be accounted for in the expression for i, by including a factor $1 + \lambda(v_{DS} - v_{OY})$ or, for simplicity, $(1 + \lambda v_{DS})$,

$$i_D = \frac{1}{2} k_n^* \left(\frac{W}{L} \right) (v_{GS} - V_{tn})^2 \ (1 + \lambda v_{DS})$$
 (5.23)

Here λ is a device parameter having the units of reciprocal volts (V^{-1}). The value of λ depends both on the process technology used to fabricate the device and on the channel length I that the circuit designer selects. Specifically, the value of λ is much larger for newer submicron technologies than for older technologies. This makes intuitive sense. Newer technologies have very short channels, and are thus much greatly impacted by the channel-length modulation effect. Also, for a given process technology, λ is inversely proportional to L.

A typical set of t_{r-1} , characteristics showing the effect of channel-length modulation is displayed in Fig. 5.17. The observed linear dependence of t_r on t_r , in the saturation region is represented in Eq. (5.23) by the factor $(1 + \lambda_{r+1})$. From Fig. 5.17 we observe that when the straight-line t_r , characteristics are extrapolated, they intercept the t_r axis at the point $t_{r} = -1$, where t_r is a positive voltage. Equation (5.23), however, indicates that $t_r = 0$ at $t_{r} = -1/\lambda$. It follows that

 $V_A = \frac{1}{\lambda}$

and thus I, is a device parameter with the dimensions of V. For a given process, I, is proportional to the channel length L that the designer selects for a MOSFFT. We can isolate the dependence of V_A on L by expressing it as

$$V_A = V_A'L$$

where $V_{\rm s}'$ is entirely process-technology dependent with the dimensions of volts per micron. Typically, $V_{\rm s}'$ falls in the range of 5 V μm to 50 V μm . The voltage $T_{\rm s}$ is usually referred to as the Early voltage, after J.M. Early, who discovered a similar phenomenon for the BJT (Chapter 6).

Equation (5.23) indicates that when channel length modulation is taken into account the saturation values of t_i , depend on ∞ . Thus, for a given ∞ , a change Δt_i , yields a corresponding change Δt_i in the drain corrent t_i . It follows that the output resistance of the current source representing t_i , in saturation is no longer infinite. Defining the output resistance t_i as

In this book we use r_b to denote the output resistance in saturation, and r_{bb} to denote the drain to source resistance in the triode region, for small v_{bb}




Figure 5.17 Effect of coon is in the saturation region. The MOSELT parameter is, depends on the process technology and, for a given process, is proportional to the channel length L.




Figure 5.18 Large-signal equivalent circuit model of the n-channe, MOSLET in saturation, incorporating the output resistance r. The output resistance models the linear dependence of r. on ... and is given by Eq. (5.23).

$$r_o = \left[\frac{\partial i_D}{\partial v_{DS}}\right]_{v_{oS} \text{ constant}}^{-1}$$
 (5.24)

and using Eq. (5.23) results in

$$r_o = \left[\lambda \frac{k_n'}{2} \frac{W}{L} (V_{GS} - V_{in})^2\right]^{-1}$$
 (5.25)

which can be written as

$$r_o = \frac{1}{\lambda l_D} \tag{5.26}$$

or, equivalently,

$$r_o = \frac{V_4}{I_D} \tag{5.27}$$

where I is the drain current without channel length modulation taken into account, that is,

$$I_D = \frac{1}{2} k_n' \frac{W}{L} (V_{GS} - V_{in})^2$$
 (5.27')

Thus the output resistance is inversely proportional to the drain current. Finally, w_0 show in Fig. 5.18 the large-signal, equivalent-circuit model incorporating r_o .

EXERCISE

5.6 An NMOS transistor is fabricated in a 0.4-μm process having μ.C. = 200 μA V and V = 50 V μm of channel length. If L = 0.8 μm and W = 16 μm, find V, and λ. Find the value of I, that results when the device is operated with an overdrive voltage V = 0.5 V and V = 1.V. Also, find the value of r at this operating point. If V = 1 is increased by 2.V. what is the corresponding change in I, ?

Ans. 40 V; 0.025 V⁻¹; 0.51 mA; 80 kΩ; 0.025 mA

5.2.5 Characteristics of the p-Channel MOSFET

The circuit symbol for the p-channel enhancement-type MOSFET is shown in Fig. 5.19(a). Figure 5.19(b) shows a modified circuit symbol in which an arrowhead pointing in the normal direction of current flow is included on the source terminal. For the case where the source is connected to the substrate, the simplified symbol of Fig. 5.19(c) is usually used




Figure 5.19 (a) Circuit symbol for the p-channel enhancement type MOSELT (b) Modified symbol with an arrowhead on the source ead (c) Simported circuit symbol for the case where the source is connected to the body.

The regions of operation of the PMOS transistor and the corresponding conditions and expression for i_l are shown in Table 5.2. Observe that the equations are written in a way that emphasizes physical intuition and avoids the confusion of negative signs. This while V_l is by convention negative, we use V_l , and the voltages v_{ll} and v_{ll} are positive. Also, in all of our circuit diagrams we will always draw p-channel devices with mensionrees on top so that current flows from top to bottom. Finally, we note that PMOS devices also suffer from the channel-length modulation effect. This can be taken also account by including a factor $(1+1\lambda)v_{ll}$ in the saturation-region expression for l_{ll} so follows.

$$i_T = \frac{1}{2}k^2(\frac{W}{I})(1 + \lambda_{NI})$$
(5.28)

or equivalently

$$i_D = \frac{1}{2} k_\rho' \left(\frac{W}{L}\right) (v_{SG} - |V_{tp}|)^2 \left(1 + \frac{v_{SD}}{|V_d|}\right)$$
 (5.29)

where λ and I, (the Faily veltage for the PMOS transistor) are by convention negative quantities, hence we use $|\lambda|$ and $|V_I|$

Finally, we should note that for a given CMOS tabrication process λ and λ are generally not equal, and similarly for V_{AB} and $|V_{AB}|$.

To recap, to turn a PMOS transistor on, the gate voltage has to be made lower than that of the source by at least 1.—To operate in the tribule region, the drain voltage has to exceed that of the gate by at least 1.—otherwise the PMOS operates in saturation. Finally, Fig. 5.20 provides a pictorial representation of these operating conditions.

Table 5.2 Regions of Operation of the Enhancement PMOS Transistor $v_{SG} < |V_{ip}|$: no channel; transistor in cut-off; $i_D = 0$ the tried regard of miles and code ransel or gerales with citied regard or in the salure conference depending on whether the channel is continuous or purched-off at the drain end; Triode Region Saturation Region Continuous channel, obtained by: Pinched-off channel, obtained by. $v_{DG} > |V_D|$ $v_{DG} \leq |V_{to}|$ or equivalently: or equivalently vso > tool vsp < vor Then $t_D \approx k_p' \left(\frac{W}{L}\right) \left[(v_{SG} - \left|V_{ip}\right|) v_{SD} - \frac{1}{2} v_{SD}^2 \right]$ $i_D = \frac{1}{2}k_p'\left(\frac{W}{I}\right)\left(v_{SG} - |V_{Ip}|\right)^2$ or equivalently or equivalently $t_D = k_p' \left(\frac{W}{I} \right) \left(|v_{OI}| - \frac{1}{2} \right) v_{SD}$ $i_D = \frac{1}{2}k_p'\left(\frac{W}{t}\right)v_{O1}^2$







Figure 5.20 The relative levels of the terminal voltages of the enhancement type PMOS transis. tor for operation in the triode region and in the saturation region.

SE RUSI

- The PMOS transister shown in Fig. F 5.7 has $T_{\rm p}=1~{\rm V}$, $\lambda'=60~{\rm \mu A}~{\rm V}$, and B'/I=10
 - (a) Find the range of V_G for which the transistor conducts.
 - (b) In terms of 1, find the range of 1, for which the transistor operates in the triode region
 - (c) In terms of V_{ij} find the range of V_{ij} for which the transistor operates in sufficient
 - (d) Neglecting channel-length modulation (i.e., assuming $\lambda=0$), find the values of A_{OV} and A_{OV} and the corresponding range of V to operate the transistor in the saturation mode with $I = 75 \,\mu\text{A}$ (e) If $\lambda = -0.02 \text{ V}^{-1}$, find the value of r corresponding to the overdrive voltage determined in (d) (f) For $\lambda = 0.02 \text{ V}$ and for the value of 1 determined in (d), find I at 1 +3 V and at 1 = 0 V hence, calculate the value of the apparent output resistance in saturation. Compare to the value found in (e).



Ans. (a) $V_G \le +4 \text{ V}$; (b) $V_D \ge V_G +1$; (c) $V_D \le V_G +1$; (d) $0 \le V_C \le 4 \le V_C$ (e) $0.67 \text{ M}\Omega$. (£) 78 μA, 82 5 μA | 0.6" MΩ (same)

5.3 MOSFET Circuits at DC

Having studied the current voltage characteristics of MOSFFTs, we now consider circuits in which only devoltages and currents are of concern. Specifically, we shall present a series of design and analysis examples of MOSFET circuits at de. The objective is to instill in the reader a familiarity with the device and the ability to perform MOSI LT circuit analysis both rapidly and effectively

In the following examples, to keep matters simple and thus focus attention on the essence of MOSFFT circuit operation, we will generally neglect channel length modulation, that or we will assume $\lambda = 0$. We will find it convenient to work in terms of the overdrive voltage. $V_{OV} = V_{GS} - V_m$ for NMOS and $|V_{OV}| = |V_{SG} - |V_{tp}|$ for PMOS

Baurrepla D.A.

Design the circuit of Fig. 5.21, that is determine the values of R_0 and R_S , so that the transistor operates at L = 0.4 mA and $V = \pm 0.5$ V. The NMOS transistor has V = 0.7 V, $\mu_n C_{ox} = 100$ μ A.V., L = 1 μ m, and W = 32 μ m. Neglect the channel-length medulation effect (i.e., assume that $\lambda = 0$)



 $V_{SS} = -2.5 \text{ V}$

Figure 5.21 Circuit for Example 5.3.

Solution

To establish a dc voltage of ± 0.5 V at the drain, we must select R_0 as follows

$$R_D = \frac{V_{eD} - V_D}{I_D}$$

$$= \frac{2.5 - 0.5}{0.4} = 5 \text{ k}\Omega$$

To determine the value required for R_s , we need to know the voltage at the source, which can be easily found if we know V_{osc} . This in turn can be determined from V_{osc} . Toward that end, we note that since V_{osc} . It is greater than V_{osc} , the NMOS transistor is operating in the saturation region, and we can use the saturation-region expression of V_{osc} to determine the required value of V_{osc} .

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} V_{OV}^2$$

Then substituting $I_c = 0.4$ mA = 400 μ A, $\mu_c C_c = 100$ μ A V^2 , and W/L = 32 1 gives

$$400 = \frac{1}{2} \times 100 \times \frac{32}{1} V_{OV}^2$$

which results in

$$V_{\rm OV} = 0.5 \, \rm V$$

Thus.

$$V_{GS} = V_1 + V_{OV} = 0.7 + 0.5 = 1.2 \text{ V}$$

Referring to Fig. 5.21, we note that the gate is at ground potential. Thus, the source must be at -1.2 V, and the required value of $R_{\rm g}$ can be determined from

$$R_S = \frac{l_S - l_{SS}}{l_D}$$

$$= \frac{-1.2 - (-2.5)}{0.4} = 3.25 \text{ k}\Omega$$

D5.8 Redesign the circuit of Fig. 5.21 for the following case $I_{m} = I_{m} = 2.5 \text{ V}$, $I_{m} = 1.0 \text{ km}$ s $I_{m} = 1.0 \text{ km}$ s $I_{m} = 1.0 \text{ km}$ s $I_{m} = 1.0 \text{ k}$ I_{m

Example 5.4

Figure 5.22 shows an NMOS transistor with its drain and gate terminals connected together. Find the i-v relationship of the resulting two-terminal device in terms of the MOSFET parameters $k_n = k'_n(W/I)$ and V_{in} Neglect channel-length modulation (i.e., $\lambda = 0$). Note that this two terminal device is known as a diode-connected transistor.



Figure 5.22

Solution

Since $v_D = v_G$ implies operation in the saturation mode,

$$i_D = \frac{1}{2} k_n' \left(\frac{W}{L} \right) \left(v_{GS} - V_{in} \right)^2$$

Now, $i = v_D$ and $v = v_{GS}$, thus

$$i = \frac{1}{2} k_n' \left(\frac{W}{L} \right) (v + V_{ln})^2$$


Replacing $k_s'\left(\frac{W}{L}\right)$ by k_s results in

$$i = \frac{1}{2}k_n(v - V_{in})^2$$

D5.9 For the circuit in Fig. E.5.9, find the value of
$$R$$
 that results in $V_D = 0.8 \text{ V}$. The MOSFFT has $V_{tm} = 0.5 \text{ V}$, $\mu_n C_{ox} = 0.4 \text{ mA/V}^2$, $W/L = \frac{0.72 \text{ } \mu\text{m}}{0.18 \text{ } \mu\text{m}}$, and $\lambda = 0$.

Figure E5.9

D5.10 Figure E5.10, shows a circuit obtained by augmenting the circuit of Fig. E5.9 considered in Exercise 5.9 with a transistor Q_2 identical to Q_1 and a resistance R_2 . Find the value of R_2 that results in Q_2 operating at the edge of the saturation region. Use your solution to Exercise 5.9. **Ans.** 20.8 k Ω



Example 5.5

Design the circuit in Fig. 5.23 to establish a drain voltage of 0.1 V. What is the effective resistance between drain and source at this operating point? Let $V_{rn} = 1$ V and $k_n^*(W/I) = 1$ mA V.

$$V_{DD} = +5 \text{ V}$$

$$I_D \downarrow R_D$$

$$-c V_D = +0.1 \text{ V}$$

Figure 5.23 Circuit for Example 5.5.

Example 5.5 continued

Since the drain voltage is lower than the gate voltage by 4.9 V and $\Gamma_{cs} = 1$ V, the MOSFET is operating in the triode region. Thus the current I_{ϑ} is given by

$$I_{D} = k_{D}^{2} \frac{W}{2} \left[(V_{DN} - V_{DD}) I_{DN} + \frac{1}{2} V_{DN}^{2} \right]$$

$$I_{D} = 1 \times \left[(5-1) \times 0.1 - \frac{1}{2} \times 0.01 \right]$$

$$= 0.395 \text{ mA}$$

The required value for R_0 can be found as follows:

$$R_{IV} = \frac{V_{DD} - V_{D}}{I_{D}}$$
$$= \frac{5 - 0}{0.395} - 12.4 \text{ k}\Omega$$

In a practical discrete circuit design problem, one selects the closest standard value available for, say, 50, resistors in this case, 12 kt2, see Appendix G. Since the transistor is operating in the triode region with a smal T i, the effective drain-to-source resistance can be determined as follows

$$v_D = \frac{V_A}{V_A}$$
$$= \frac{0.1}{0.395} = 253 \Omega$$

EXERCISE

5.11 If in the circuit of Example 5.5 the value of R is doubled, find approximate values for I and I and I Ans. 0.2 mA 105 V

Disniph 5:0

Analyze the circuit shown in Fig. 5.24(a) to determine the voltages at all nodes and the currents through all branches. Let $V_m = 1$ V and $k_n(W/I) = 1$ mA V. Neglect the channel-length modulation effect (i.e., assume $\lambda = 0$).




Figure 5.24 (a) Circuit for Example 5.6 (b) The circuit with some of the analysis details shown

Solution

Since the gate current is zero, the voltage at the gate is simply determined by the voltage divider formed by the two 10-M Ω resistors,

$$V_G = V_{DD} \frac{R_{G2}}{R_{G2} + R_{G1}} = 10 \times \frac{10}{10 + 10} = +5 \text{ V}$$

With this positive voltage at the gate, the NMOS transistor will be turned on. We do not know, however, whether the transistor will be operating in the saturation region or in the triode region. We shill assume saturation-region operation, solve the problem, and then check the validity of our assumption. Obvious y, if our assumption turns out not to be valid, we will have to solve the problem again for triode-region operation.

Refer to Fig. 5.24(b). Since the voltage at the gate is 5. V and the voltage at the source is I_D (mA)×6 (k Ω) = $6I_D$, we have

$$V_{GS} = 5 - 6I_D$$

Thus, I_D is given by

$$I_{D} = \frac{1}{2}k_{n}^{\prime} \frac{W}{L} (V_{GS} - V_{in})^{2}$$
$$\frac{1}{2} \times 1 \times (5 - 6I_{D} - 1)^{2}$$

which results in the following quadratic equation in I_D :

$$18I_D^2 - 25I_D + 8 = 0$$

Example 5.6 continued

This equation yields two values for I_0 : 0.89 mA and 0.5 mA. The first value results in a source voltage of $6 \times 0.89 = 5.34 \text{ V}$, which is greater than the gate voltage and does not make physical sense as it would imply that the NMOS transistor is cut off. Thus,

$$I_D = 0.5 \text{ mA}$$

$$V_S = 0.5 \times 6 = +3 \text{ V}$$

$$V_{GS} = 5 - 3 = 2 \text{ V}$$

$$V_D = 10 - 6 \times 0.5 = +7 \text{ V}$$

Since $V_D > V_G - V_{in}$, the transistor is operating in saturation, as initially assumed.

- For the circuit of Fig. 5.24, what is the largest value that R, can have while the transistor remains in the saturation mode? Ans. $12 \text{ k}\Omega$
- **D5.13** Redesign the circuit of Fig. 5.24 for the following requirements $J_{AB} = 5 \text{ V}$, $I_T = 0.32 \text{ mA}$. $F_{*}=1.6~{\rm V}, F_{*}=3.4~{\rm V}$, with a $1~\mu{\rm A}$ correst through the voltage divider $R_{*}=R_{*}$. Assume the same MOSFET as in Example 5.6 **Ans.** $R_{G1} = 1.6 \text{ M}\Omega$; $R_{G2} = 3.4 \text{ M}\Omega$, $R_S = R_D = 5 \text{ k}\Omega$

Example 5.7

Design the circuit of Fig. 5.25 so that the transistor operates in saturation with $I_D \simeq 0.5 \,\mathrm{mA}$ and Assume $\lambda = 0$. What is the argest value that R_i can have while maintaining saturation-region operation?




Figure 5.25 Circuit for Example 5.7.

Solution

Since the MOSFET is to be in saturation, we can write

$$I_D = \frac{1}{2} k_\rho' \frac{R'}{L} |V_{OF}|^2$$

Substituting $I_D = 0.5 \text{ mA}$ and $k_p'W/L = 1 \text{ mA/V}^2$, we obtain

$$|V_{OI}| = 1 \text{ V}$$

and

$$V_{SG} = |V_{to}| + |V_{OP}| = 1 + 1 = 2 \text{ V}$$

Since the source is at +5 V, the gate voltage must be set to +3 V. This can be achieved by the appropriate selection of the values of R_c and R_c . A possible selection is $R_c = 2 \text{ M}\Omega$ and $R_c = 3 \text{ M}\Omega$.

The value of R_D can be found from

$$R_{ij} = \frac{I_{ij}}{I_{ij}} = \frac{3}{0.5} = 6 \text{ k}\Omega$$

Saturation-mode operation will be naintained up to the point that I exceeds I by I , that is until

$$V_{D_{min}} = 3 + 1 = 4 \text{ V}$$

This value of drain voltage is obtained with R_n given by

$$R_D = \frac{4}{0.5} = 8 \,\mathrm{k}\Omega$$

EXERCISE

D5.14 For the circuit in rig. 15.14, find the value of R that results in the PMOS transistor operating with an overdrive voltage $|1\rangle_{C}=0.6$ V. The threshold roltage is V=0.4 V. the process transconductance parameter $k_{p'}=0.1$ mA/V², and W/L=10 µm/0.18 µm.

Ans. $800~\Omega$



Figure E5.14

Example 5.8

The NMOS and PMOS transistors in the circuit of Fig. 5.26(a) are matched, with $k_{\perp}^{*}(3 - L_{n}) = k_{f}^{*}(W_{p}/L_{p}) = 1 \text{ mA/V}^{2}$ and $V_{tn} = -V_{tp} = 1 \text{ V}$. Assuming $\lambda = 0$ for both devices, find the diam currents i_{DN} and i_{DP} , as well as the voltage v_{O} , for $v_{I} = 0 \text{ V}$, +2.5 V, and -2.5 V.




Figure 5.26 Circuits for Example 5.8.

Solution

Figure 5.26(b) shows the circuit for the case $v_l = 0$ V. We note that since Q_v and Q_p are perfectly marched and are operating at equal values of $|V_{GS}|$ (2.5 V), the circuit is symmetrical, which dictates that $v_0 = 0$ V. Thus both Q_v and Q_p are operating with $|V_{DG}| = 0$ and, hence, in saturation. The drain currents can row by found from

$$I_{DP} = I_{DN} = \frac{1}{2} \times 1 \times (2.5 - 1)^2 = 1.125 \text{ mA}$$

Next, we consider the circuit with 1, = +25 V. Transistor Q, will have a f. of zero and thus will be cut off, reducing the circuit to that shown in Fig. 5.26(c). We note that \(\cdot \) will be negative, and thus \(\cdot \) will be greater than V_{α} , causing Q_{α} to operate in the triode region. For simplicity we shall assume that V_{α} is small and thus use

$$l_{DN} \approx k_n'(W_n/L_n)(V_{GS} - V_{In})V_{DS}$$

= $1[2.5 - (-2.5) - 1][v_O - (-2.5)]$

From the circuit diagram shown in Fig. 5.26(c), we can also write

$$I_{DN}(\text{mA}) = \frac{0 - v_O}{10 (\text{k}\Omega)}$$

These two equations can be solved simultaneously to yield

$$I_{DN} = 0.244 \text{ mA}$$
 $v_O = -2.44 \text{ V}$

Note that $V_{DS} = -2.44 - (-2.5) = 0.06 \text{ V}$, which is small as assumed

Finally, the situation for the case $\gamma = -2.5 \text{ V}$ [Fig. 5.26(d)] will be the exact complement of the case , +25 V Transistor Q will be off. Thus I, v = 0, Q, will be operating in the triode region with $I_{no} = 2.44 \text{ mA} \text{ and } v_0 = +2.44 \text{ V}.$

5.15 The NMOS and PMOS transistors in the circuit of Fig. E5.15 are matched with $k_s^2/B_{\pi}/L_{\rm D}$ $k_{\perp}(d-L_{\perp}) = 1 \text{ m A.V.}$ and $L_{\perp} = 1 \text{ N.Assuming } \lambda = 0$ for both devices, find the drain currents t_{DS} and t_{DP} and the voltage v_D for $v_I = 0 \text{ V}$, +2.5 V, and -2.5 V. Ans. 0.0 m/m = 0.0 m/m = 0.0 m/m = 0.0 m/m = 0.00 m/m = 0.0-1.04 V



Figure ES.15

5.4 Applying the MOSFET in Amplifier Design

We now begin our study of the utilization of the MOSTET in the design of amplifiers. The basis for this important application is that when operated in saturation, the MOSELL luncnons as voltage-controlled current source. The gate-to-source voltage () controls the drain current. Although the control relationship is nonlinear (square law), we will shortly devise a method for obtaining almost linear amplification from this fundamentally nonlinear device.

5.4.1 Obtaining a Voltage Amplifier

In the introduction to amplifier circuits in Section 1.5, we learned that a voltage-control ed current source can serve as a transconductance amplifier; that is, an amplifier whose input signal is a voltage and whose output signal is a current. More commonly, however, one is interested in voltage amplifiers. A simple way to convert a transconductance amplifier to a voltage amplifier is to pass the output current through a resistor and take the voltage across the resistor as the output. Doing this for a MOSELT results in the simple amplifier circuit shown in Fig. 5.27(a). Here α is the input voltage R_{α} (known as a load resistance) converts the drain current v to a voltage v , R), and V , is the supply voltage that powers ap the amplifier and, together with R_{-} establishes operation in the saturation region, as will be shown shortly.

In the amplifier circuit of Fig. 5.27(a) the output voltage is taken between the drain and ground, rather than simply across R. This is done because of the need to maintain a ground reference throughout the circuit. The output voltage v_{DS} is given by

$$v_{DS} = V_{DD} - i_D R_D \tag{5.30}$$

Thus it is an inverted version (note the minus sign) of i/R, that is shifted by the constant value of the supply voltage V_{DD} .

5.4.2 The Voltage Transfer Characteristic (VTC)

A very useful tool that yields great insight into the operation of an amplifier circuit is its voltage transfer characteristic (VTC). This is simply a plot for a clearly labeled sketch) of the output voltage versus the input voltage. For the MOS amplifier in Fig. 5.27(a), this is the plot of v_{DS} versus v_{GS} shown in Fig. 5.27(b).

Observe that for $\frac{1}{2} + 1$ the transistor is cut off, $t_D = 0$ and from Eq. (5.30) . I As exceeds to the transistor turns on and decreases. However, since intrally is still high the MOSELL will be operating in saturation. This continues as increased until the value of a screached that results in becoming lower than a by I volts (point B on the VTC in Fig. 5.27b). For a greater than that at point B, the transistor operates in the triode region and ____decreases more slowly

The VTC in Fig. 5.27(b) indicates that the segment of greatest slope (and hence potentially the largest amplifier gain) is that labeled AB, which corresponds to operation in the saturation region. An expression for the segment AB can be obtained by substituting for in In Eq. (5.30) by its saturation region value

$$t_D = \frac{1}{2}k_n(v_{GS} - V_r)^2 \tag{5.31}$$




Figure 5.27 (a) Simple MOSEEL amplifier with input—and output—(b) The voitage transfer characteristic (VIC) of the amplifier it (a). The three segments of the VIC correspond to the three regions of operation of the MOSEET.

where we have for simp icity neglected channel-length modulation. The result is

$$v_{DS} = V_{DD} - \frac{1}{2} k_n R_D (v_{GS} - V_t)^2$$
 (5.32)

This is obviously a nonlinear relationship. Nevertheless, linear (or almost-linear) amplification can be obtained by using the technique of biasing the MOSEET. Before considering biasing, however, it is useful to determine the coordinates of point B, which is at the boundary between the saturation and the triode regions of operation. These can be obtained by substituting in Eq. (5.32), $\frac{1}{128} = \frac{1}{128} =$

$$V_{GS}|_{B} = V_{t} + \frac{\sqrt{2k_{n}R_{D}V_{DD} + 1 - 1}}{k_{n}R_{D}}$$
 (5.33)

Consider the amplifier of Fig. 5.27(a) with $V_{ij} = 1.8 \text{ V}$, $R_i = 7.5 \text{ k}\Omega$, and with a MOSFFT specified to have $V_i = 0.4 \text{ V}$, $k_i = 4 \text{ m/s} \text{ V}$, and $k_i = 0$. Determine the coordinates of the end points of the saturation-region segment of the VTC. Also, determine V_{ij} assuming $V_{ij} = V_{ij}D_{ij}$.

Ans. A: 0.4 V, 1.8 V; B: 0.613 V, 0.213 V; $V_{DS}|_{C} = 18 \text{ mV}$

5.4.3 Biasing the MOSFET to Obtain Linear Amplification

Brasing enables us to obtain almost linear amplification from the MOSELT. The technique is illustrated in Fig. 5.28(a). A devoltage V_{∞} is selected to obtain operation at a point Q on the segment AB of the VTC. How in select an appropriate location for the bias point Q will be discussed shortly. For the time being, observe that the coordinates of Q are the de-




Figure 5-28. Blasing the MOSELT amplifier at a point Q located on the segment AB of the VTC

voltages V_{GS} and V_{DS} , which are related by

$$V_{DS} = V_{DD} - \frac{1}{2} k_n R_D (V_{GS} - V_t)^2$$
 (5.34)

Point Q is known as the bias point or the dc operating point. Also, since at Q no signal component is present, it is also known as the quiescent point (which is the origin of the symbol Q). Next, the signal to be amplified, —, a function of time t, is superimposed on the bias voltage t₁₀, as shown in Fig. 5.29(a). Thus the total instantaneous value of ₁₀₀ becomes

$$v_{GS}(t) = V_{GS} + v_{gs}(t)$$

The resulting party can be obtained by substituting for applicably, we can use the VTC to obtain a point-by-point, as illustrated in Fig. 5.29(b). Here we show the case of a being a triangular wave of "small" amplitude. Specifically, the amplitude of a is small enough to restrict the excursion of the instantaneous operating point to a short, almost-linear segment of the VTC around the bias point Q. The shorter the segment the greater the linearity achieved, and the closer to an ideal triangular wave the signal component at the output, a will be. This is the essence of obtaining linear amplification from the nonlinear MOSFET.

5.4.4 The Small-Signal Voltage Gain

If the input signal v_{gs} is kept small, the corresponding signal at the output v_{ds} will be nearly proportional to v_{ds} with the constant of proportionality being the slope of the almost-linear segment of the VIC around Q. This is the voltage gain of the amplifier, and its value can be determined by evaluating the slope of the tangent to the VIC at the bias point Q.


$$1 = \frac{d_{ijk}}{dv_{GS}} \tag{5.35}$$


Utilizing Eq. (5.32) we obtain

$$A_{\nu} = -k_{n}(V_{GS} - V_{\ell})R_{D}$$
 (5.36)

which can be expressed in terms of the overdrive voltage at the bias point V_{OT} as

$$A = -k_n V_{in} R_{in} \tag{5.37}$$





(b)

Figure 5.29. The MOSEET amplifier with a small time vary no signal. An superamposed on the de bias collage for The MOSEET operates on a short almost linear segment of the V. C. around the bias point Q and provides an output volt age $v_{ab} = A_{\tau} v_{g\tau}$

We make the following observations on this expression for the voltage gain

- 1. The gain is negative, which signifies that the amplifier is inverting, that is, there is a 180 phase shift between the input and the output. This inversion is obvious in Fig. 5.29(b) and should have been anticipated from Eq. (5.32).
- 2. The gain is proportional to the load resistance R_{ii} , to the transistor transcondactance parameter k_{ii} , and to the overdrive voltage V_{ii} . This all makes intuitive sense.

Another simple and insightful expression for the voltage gain A can be derived by recalling that the decurrent in the drain at the bias point is related to $F_{\rm eff}$ by

$$I_D = \frac{1}{2} k_n V_{OV}^2$$

This equation can be combined with Eq. (5.37) to yield

$$A_{v} = -\frac{I_{D}R_{D}}{V_{OV}/2} \tag{5.38},$$

That is, the gain is simply the ratio of the dc voltage drop across the load resistance R_i to $V_{i,j}$. This relationship allows one to find an absolute upper limit on the magnitude of voltage gain achievable from this amplifier circuit. Simply note that $I_i R_{i,j}$ can approach but never exceed the power-supply voltage V_{DD} ; thus,

$$|A_{v\max}| = \frac{V_{DD}}{V_{OF}/2}$$

For modern CMOS technologies V_{t} is asually no lower than about 0.2 V, with the result that the maximum achievable gain is about 10.1. Thus for a 0.13- μ m CMOS technology that utilizes $V_{t,b} = 1.3$ V, the approximate value of A_{max} is 13.V. V. In actual circuits, however, the maximum gain achievable is lower than this absolute maximum

Example 5.9

0

Consider the amplifier circuit shown in Fig. 5.29(a). The transistor is specified to have $I_0 = 0.4 \text{ V}$, $k'_n = 0.4 \text{ mA V}^2$, B'I = 10, and $\lambda = 0$. Also, let $I_{II} = 1.8 \text{ V}$, $R_{II} = 17.5 \text{ k}\Omega$, and $I_{III} = 0.6 \text{ V}$.

- (a) For $v_{gs} = 0$ (and hence $v_{ds} = 0$), find V_{OV} , I_D , V_{DS} , and A_v .
- (b) What is the maximum symmetrical signal swing allowed at the drain? Hence find the maximum allowable amplitude of a sinusoidal

Solution

(a) With $V_{GS} = 0.6 \text{ V}$, $V_{OV} = 0.6 - 0.4 = 0.2 \text{ V}$. Thus,

$$I_D = \frac{1}{2} \times 0.4 \times 10 \times 0.2^2 = 0.08 \text{ mA}$$

$$V_{DS} = V_{DD} - R_D I_D$$

$$= 1.8 - 17.5 \times 0.08 = 0.4 \text{ V}$$

Since Γ_{in} is greater than Γ_{in} , the transistor is indeed operating in saturation. The voltage gain can be found from Eq. (5.37),

$$A_v = -k_n V_{O1} R_D$$

= -0.4 × 10 × 0.2 × 17.5
= -14. V/V

An identical result can be found using Eq. (5.38)

(b) Since $V_{\rm c}=0.2~{\rm V}$ and $V_{\rm c}=0.4~{\rm V}$, we see that the maximum allowable negative signal swing at the drain $\sim 0.2~{\rm V}$. In the positive direction, a swing of $\sim 0.2~{\rm V}$ would not cause the transistor to cut of and thus is allowed. Thus the maximum symmetrical signal swing allowable at the drain is $\sim 0.2~{\rm V}$. The corresponding amplitude of $v_{\rm ex}$ can be found from

$$g_{ij} = \frac{1}{|A_{ij}|} = \frac{0.2 \text{ V}}{14} = 14.2 \text{ mV}$$

Since the operation will be reasonably linear (more on this in later sections)

Greater insight into the issue of allowable signal swing can be obtained by examining the signal waveforms shown in Fig. 5.30. Note that for the MOSFFT to remain in saturation at the negative peak of v_{des} we must ensure that

$$|v_{OSmin}| \ge v_{GSmax} - V_{\odot}$$

that is.

$$0.4 - |A_{\varepsilon}|\hat{v}_{gs} \ge 0.6 + \hat{v}_{gs} - 0.4$$

which results in

$$\hat{v}_{gs} < \frac{0.2}{|A_n| + 1} = 13.3 \text{ mV}$$

This is a more precise result than the one obtained earlier.




Figure 5.30 Signal waveforms at gate and drain for the amplifier in Example 5.9. Note that to ensure operation in the saturation region at all times, $n_{\rm Odman} \geq n_{\rm Ginea} - V_{\rm c}$.

EXERCISE

5.17 For the amplifier circuit studied in Example 5.9 provide two alternative designs, each providing a voltage gain of 10 by (a) changing R_D while keeping I_{1,1} constant, and (b) changing I_{1,1} while keeping R_D constant. For each design specify 1. , I₁ , R_D, and I_{DS}. Ans. (a) 0.6 V, 0.08 mA, 12.5 kΩ, 0.8 V. (b) 0.54 V, 0.04 mA, 17.5 kΩ, 1.1 V.

5.4.5 Determining the VTC by Graphical Analysis

Figure 5.31 shows a graphical method for determining the VTC of the amplifier of Fig. 5.29(a). Although graphical analysis of transistor circuits is rarely employed in practice it is useful for us at this stage for gaining greater insight into circuit operation, especially in answering the question of where to locate the bias point Q.

The graphical analysis is based on the observation that for each value of $\frac{1}{6.85}$ the circuit will be operating at the point of intersection of the i, $\frac{1}{6.85}$ graph corresponding to the particular value of $\frac{1}{6.85}$ and the straight line representing Eq. (5.30), which can be rewritten in the form

$$i_D = \frac{V_{DD}}{R_D} - \frac{1}{R_D} v_{DS} \tag{5.39}$$




Figure 5.31 Graphical construction to determine the voltage transfer characteristic of the amplifier




Figure 5.32 Operation of the MOSFET in Figure 5.29(a) as a switch: (a) Open, corresponding to point A in Figure 531; (b) Closed, corresponding to point C in Figure 5.31. The closure resistance is approximately equal to r_{rs} because V_{rs} is usually very small.

The straight line representing this relationship is superimposed on the characteristics $m \log 5.31$. It intersects the horizontal axis at z=1 and has a slope of z=1. straight line represents in effect the load resistance R_{\perp} , it is called the load line. The VTC is then determined point by point. Note that we have labeled four important points, point A at which Go. 1, point Q at which the MOSEFT can be biased for ampifier operation to $\sqrt{-1}$, and $\sqrt{2} = V_{1,2}$), point B at which the MOSEL Fleaves saturation and enters the triode region, and point C, which is deep into the triode region and for which = 1 If the MOSEFT I is to be used as a switch, then operating points A and C are applicable. At A the transistor is off (open switch) and at C the transistor operates as a low valued resistance and has a small voltage drop (closed switch). The incremental resistance at point C is also known as the closure resistance. The operation of the MOSFLT as a switch is illustrated in Fig. 5.32. A detailed study of the application of the MOSFET as a switch is undertaker in Chapter 13 dealing with CMOS digital logic circuits.

5.4.6 Locating the Bias Point Q

The bias point Q is determined by the value of V_{ij} and that of the load resistance R_{ij} . Two important considerations in deciding on the location of Q are the required gain and the allowable signal swing at the output. To illustrate, consider the VTC slown in Fig. 5.29 bi Here the value of R_1 is fixed and the only variable remaining is the value of k. Since the slope increases as we move closer to point Bliwe obtain higher gain by locating Q as close to B as possible. However, the closer Q is to the boundary point B, the smaller the allow, ble magnitude of negative signal swing. I ius, as often happens in engineering design, we encounter a situation requiring a trade-off.

In deciding on a value for R_i , it is useful to refer to the i, i plane. Figure 5.33 shows two load lines resulting in two extreme bias points. Point Q is too close to $V_{\mathcal{D}}$, resulting in a severe constraint on the positive signal swing of 11 xceeding the allowable positive maximum results in the positive peaks of the signal being clipped off, since the MOSFLT will turn off for the part of each cycle near the positive peak. We speak of this simution by saving that the circuit does not have sufficient "headroom". Similarly, point Q, is too close to the boundary of the triode region, thus seve ely limiting the cllowable negative signal swing of Exceeding this limit would result in the transistor entering the triode region for part of each cycle near the negative peaks, resulting in a distorted output signal. In this situation we say that the circuit does not have sufficient "tegroom." We will have more to say on bias design in the Section 5.7.




Figure 5.33. Two load lines and corresponding bias points. Bias point Q. does not leave sufficient mon for positive signal swing at the drain (too close to V_{np}). Bias point Q, is too close to the boundary of the in ode region and might not allow for sufficient negative signal swing.

5.5 Small-Signal Operation and Models

In our study of the operation of the MOSEET amplifier in Section 5.4 we learned that linear amplification can be obtained by biasing the MOSFFT to operate in the saturation region and by keeping the input signal small. In this section, we explore the small-signal operation in some detail. For this purpose we utilize the conceptual amplifier circuit shown in Fig. 5.34. Here the MOS transistor is biased by applying a devoltage. L., and the input sign nal to be amplified. ..., is superimposed on the de bias voltage 1,... The output voltage s taken at the drain.

5.5.1 The DC Bias Point

The dc bias current / can be found by setting the signal - to zero; thus,

$$I_{T} = \frac{1}{2}k_{\nu}(V_{\nu}, -V_{\nu})^{2} - \frac{1}{2}k_{\nu}V_{\nu, 3}^{2}$$
 (5.40)

where we have neglected channel-length modulation (i.e., we have assumed λ 0) Here $V_{OV} = V_{GS} - V_s$ is the overdrive voltage at which the MOSFET is biased to operate The de

^{*}Practical biasing arrangments will be studied in Section 5.7.




Figure 5 34 Conceptual circuit utilized to study the operation of the MOSFET as a small-signal amplifier.

voltage at the drain, V_{DS} , will be

$$V_{DS} = V_{DD} - R_D I_D \tag{5.41}$$

To ensure saturation-region operation, we must have

$$V_{DS} > V_{DF}$$

Furthermore, since the total voltage at the drain will have a signal component superimposed on V_{in} , V_{in} has to be sufficiently greater than (V_{in}) to allow for the required signal swing

5.5.2 The Signal Current in the Drain Terminal

Next, consider the situation with the input signal applied. The total instantaneous gate-to-source voltage will be

$$v_{GS} = V_{GS} + v_{\sigma s} \tag{5.42}$$

resulting in a total instantaneous drain current i_D .

$$i_D = \frac{1}{2} k_n (V_{GS} + v_{gs} - V_t)^2$$

$$= \frac{1}{2} k_n (V_{GS} - V_t)^2 + k_n (V_{GS} - V_t) v_{gs} + \frac{1}{2} k_n v_{gs}^2$$
(5.43)

The first term on the right-hand side of Eq. (5.43) can be recognized as the do bias current I. (Eq. (5.40)). The second term represents a current component that is directly proportional to the input signal (-1). The third term is a current component that is proportional to the square of the input signal. This last component is undesirable because it represents nonlinear distortion. Fo reduce the nonlinear distortion introduced by the MOSTET, the input signal should be kept small so that

$$\frac{1}{2}k_nv_{gs}^2\ll k_n(V_{GS}-V_t)v_g,$$

resulting in

O

0

$$v_{gs} \leqslant 2(V_{GS} - V_t) \tag{5.44}$$

or, equivalently.

$$v_{gs} \ll 2V_{OV} \tag{5.45}$$

If this small-signal condition is satisfied, we may neglect the last term in Eq. (5.43) and express i_D as

$$i_D = I_D + i_d \tag{5.46}$$

where

$$i_d = k_n (V_{GS} - V_t) v_{gs}$$

The parameter that relates i and i is the MOSFET transconductance given

$$g_m \equiv \frac{l_d}{v_{gi}} = k_n (V_{GS} - V_i) \tag{5.47}$$

or in terms of the overdrive voltage V_{ov} ,

$$g_m = k_n V_{OV} \tag{5.48}$$

Figure 5.35 presents a graphical interpretation of the small-signal operation of the MOSFFI amplifier. Note that g_i is equal to the slope of the $i = \frac{1}{2}$, characteristic at the bias point,

$$g_m = \frac{\partial i_D}{\partial v_{GS}}\Big|_{v_{GS} = V_{GS}} \tag{5.49}$$




Figure 5.35 Small-signal operation of the MOSFET amplifier.

This is the formal definition of g_n, which can be shown to yield the expressions given in Eqs. (5.47) and (5.48).

5.5.3 The Voltage Gain

Returning to the circuit of Fig. 5.34, we can express the total instantaneous drain voltage. as follows:

$$v_{DS} = V_{DD} - R_D i_D$$

Under the small-signal condition, we have

$$v_{DS} = V_{DD} - R_D(I_D + i_d)$$

which can be rewritten as

$$v_{DS} = V_{DS} - R_D i_d$$

Thus the signal component of the drain voltage is

$$v_{ds} = -i_d R_D = -g_m v_{gs} R_D ag{5.50}$$

which indicates that the voltage gain is given by

$$A_v \equiv \frac{1}{2} ds = -g_m R_D \tag{5.51}$$

The minus sign in Eq. (5.51) indicates that the output signal __ is 180_out of phase with respect to the input signal. This is ill istrated in Fig. 5.36, which shows and and ... The input signal is assumed to have a triangular waveform with an amplitude much smaller than $2(V_{cs} - V_s)$, the small signal condition in Eq. (5.44) to ensure linear operation. For operation in the saturation region at all times, the minimum value of __, should not fall below the corresponding value of . , by more than i. Also, the maximum value of . , should be smaller than I , otherwise the FET will enter the cutoff region and the peaks of the output signal waveform will be clipped off.

Finally, we note that by substituting for g_n from Eq. (5.48) the voltage gain expression in Eq. (5.51) becomes dentical to that derived in Section 5.4 namely, Eq. (5.37)

5.5 4 Separating the DC Analysis and the Signal Analysis

From the preceding analysis, we see that under the small-signal approximation, signal quantities are super imposed on de quantities. For instance, the total drain current requals the de current I_i plus the signal current i_i , the total drain voltage $i_i = 1$, $i_i = 1$, and so on It tollows that the analysis and design can be greatly simplified by separating do or bias calculations from small-signal calculations. That is, once a stable de operating point has been established and all de quantities calculated, we may then perform's gnal analysis ignoring de quantities.




Figure 5.36 Total instantaneous voltages v_{65} and v_{65} for the circuit in Fig. 5.34.

5.5.5 Small-Signal Equivalent-Circuit Models

From a signal point of view, the FET behaves as a voltage-controlled current source lt accepts a signal , between gate and source and provides a current g, , at the drain termina The input resistance of this controlled source is very high ideally, infinite. The output resistance—that is, the resistance looking into the drain—also is high, and we have assumed it to be infinite thus far. Putting all of this together, we arrive at the circuit in Fig. 5.37(a., which represents the small-signal operation of the MOSFFT and is thus a small-signal model or a small-signal equivalent circuit.

In the analysis of a MOSFET amplifier circuit, the transistor can be replaced by the equivalent circuit model shown in Fig. 5.37(a). The rest of the circuit remains unchanged except that ideal constant devoltage sources are replaced by short circuits. This is a result of the fact that the voltage across an ideal constant de voltage source does not change, and thus there will always be a zero voltage signal across a constant de voltage source. A dual statement applies for constant de current sources, namely, the signal current of an ideal constant de current source will always be zero, and thus an ideal constant de current source con he replaced by an open circuit in the small-signal equivalent circuit of the amplifier The




Figure 5.37 Small signal models for the MOSEFT (a) neglecting the dependence of r on r is saturation (the channel length modulation effect), and (b) including the effect of charnel length modulation modeled by output resistance $r_2 = \lfloor V_A/I_D \rfloor$.

circuit resulting can then be used to perform any required signal analysis, such as calculating voltage gain.

The most serious shortcoming of the small-signal model of Fig. 5.37(a) is that it assumes the drain current in saturation to be independent of the drain voltage. From our study of the MOSLE Characteristics in saturation, we know that the drain current does in fact depend on ϵ_{ijk} in a linear manner. Such dependence was modeled by a finite resistance between drain and source, whose value was given by Eq. (5.27) in Section 5.2.4, which we repeat here as

$$r_o = \frac{|V_A|}{l_D} \tag{5.52}$$

where $V_1 = 1/\lambda$ is a MOSFLT parameter that either is specified or can be measured it should be recalled that for a given process technology, V_1 is proportional to the MOSFET channel length. The current I_1 is the value of the de drain current without the channel length modulation taken into account; that is,

$$I_D = \frac{1}{2} k_n V_{OV}^2 \tag{5.53}$$

Expically, r is in the range of 10 kt2 to 1000 kt2. It follows that the accuracy of the small-signal model can be improved by including r in parallel with the controlled source as shown in Fig. 5.37(b).

It is important to note that the small signal model parameters g_n and r_n depend on the debias point of the MOSFET.

Returning to the amplifier of Fig. 5.33, we find that replacing the MOSEL1 with the small-signal model of Fig. 5.37(b) results in the voltage-gain expression

$$A_{v} = \frac{v_{dx}}{v_{out}} = -g_{m}(R_{D} || r_{o})$$
 (5.54)

Thus, the finite output resistance ℓ results in a reduction in the magnitude of the voltage gain. Although the analysis above is performed on an NMOS transistor, the results and he equivalent circuit models of Fig. 5.37, apply equally well to PMOS devices, except for using $|V_{GS}|$, $|V_{I}|$, $|V_{OS}|$, and $|V_{A}|$ and replacing k_B with k_D .

0

0

5.5.6 The Transconductance g_m

We shall now take a closer look at the MOSFET transconductance given by Eq. (5.47), which we rewrite with $k_n = k'_n$ (W/L) as follows:

$$g_m = k_n'(W/L)(V_{GS} - V_i) = k_n'(W/L) \mathbf{1}_{i,ij}$$
 (5.55)

This relationship indicates that g_i is proportional to the process transconductance parameter $k' = \mu(i)$, and to the B(I) ratio of the MOS transistor, hence to obtain relatively large transconductance the device must be short and wide. We also observe that for a given device the transconductance is proportional to the overdrive voltage I_i , $i = 1, \dots, I_i$, the amount by which the bias voltage I_i exceeds the threshold voltage I_i . Note, however, that increasing g_i by biasing the device at a larger I_i , has the disadvantage of reducing the allowable voltage signal swing at the drain.

Another useful expression for given be obtained by substituting for I_{-} , in Eq. (5.55) by $\sqrt{2I_D/(k_B'(W/L))}$ [from Eq. (5.40)]:

$$g_m = \sqrt{2k_n'} \sqrt{W/L} \sqrt{I_D}$$
 (5.56)

This expression shows two things:

- 1. For a given MOSFET, gots proportional to the square root of the de bias current
 - 2. At a given bias current, g_n is proportional to $\sqrt{W/L}$.


In contrast, the transconductance of the hipolar junction transistor (BIT) studied in Chapter 6 is proportional to the bias current and is independent of the physical size and geometry of the device.

To gain some insight into the values of g_m obtained in MOSFETs consider an integrated-circuit device operating at $I_0 = 0.5$ mA and having $k_n' = 120 \,\mu\text{A/V}^2$. Equation (5.56) shows that for W/L = 1, $g_m = 0.35$ mA/V, whereas a device for which $W/L = 100 \,\mu\text{A/V}$ has $g_m = 3.5 \,\text{m/A/V}$. In contrast, a BIT operating at a collector current of $0.5 \,\text{m/A}$ has $g_m = 20 \,\text{m/A/V}$.

Yet another useful expression for g of the MOSEET can be obtained by substituting for $k'_n(W/L)$ in Eq. (5.55) by $2I_n l(V_{os} - V_i)^2$:

$$g_m = \frac{2I_D}{V_{GS} - V_i} = \frac{2I_D}{V_{OV}}$$
 (5.57)


A convenient graphical construction that clearly illustrates this relationship is shown in Fig. 5.38. In summary, there are three different relationships for determining g = E qs. (5.55). (5.56), and (5.57), and there are three design parameters. (# 1), F_{ij} , and F_{ij} , any two which can be chosen independently. That is, the designer may choose to operate the MOSFFI with a certain overdrive voltage F_{ij} and at a particular current F_{ij} ; the required F_{ij} then be found and the resulting g determined




The slope of the tangent at the bias point () intersects the axis at 4 Figure 5 38 $g_n = I_D I(\frac{1}{2} V_{(0)}),$


Example 5.10

Figure 5/39(a) shows a discrete common-source MOSEFT amplifier utilizing a drain-to-gate resistance R for biasing purposes. Such a biasing arrangement will be studied in Section 5.7. The input signal it is coupled to the gate virial large capacitor, and the output signal at the drain is coupled to the load resistance R via another large capacitor. We wish to analyze this amplifier circuit to determine its small-signal voltage gain, its input resistance, and the largest allowable input signal. The transistor has V = 1.5 V, $k_n'(H/L)$ = 0.25 mA/V , and V = 50 V. Assume the coupling capacitors to be sufficiently large so as to act as short circuits at the signal frequencies of interest.



Example 5.10 continued








Figure 5.39 Example 5.10: (a) amplifier circuit; (b) circuit for determining the de operating point, (c) the amplifier small-signal equivalent circuit. (d) a simple ted version of the circuit in (c).

Solution

We first determine the dc operating point. For this purpose, we eliminate the input signal z, and open-eircuit the two coupling capacitors: since they block dc currents). The result is the circuit shown in Fig. 5.39(b). We note that since $I_{ij} = 0$, the dc voltage drop across R_{ij} will be zero, and

$$V_{GS} = V_{DS} = V_{DD} - R_D I_D ag{5.58}$$

With $V_{DS} = V_{OS}$, the NMOS transistor will be operating in saturation. Thus

$$I_D = \frac{1}{2}k_n(V_{GS} - V_i)^2 \tag{5.59}$$

where, for simplicity, we have neglected the effect of channel-length modulation on the do operating point. Substituting $V_{LD}=15$ V, $R_{T}=10$ kΩ, $k_{0}=0.25$ mA V, and $V_{c}=1.5$ V in Eqs. (5.58) and (5.59), and substituting for V_{cN} from Eq. (5.58) into Eq. (5.59) results in a quadratic equation in I_{D} . Solving the latter and discarding the root that is not physically meaningful yields the solution

$$I_D = 1.06 \text{ mA}$$

which corresponds to

$$V_{\rm GS} = V_{\rm DS} = 4.4 \text{ V}$$

and

$$V_{OV} = 4.4 - 1.5 = 2.9 \text{ V}$$

Next we proceed with the small-signal analysis of the amplifier. Toward that end we replace the MOSFET with its small-signal model to obtain the small-signal equivalent circuit of the amplifier, shown in Fig. 5.39(c). Observe that we have replaced the coupling capacitors with short circuits. The devoltage supply V_{DD} has also been replaced with a short circuit to ground.

The values of the transistor small-signal parameters g_m and r can be determined by using the dc bias quantities found above, as follows:

$$g_m = k_n V_{OV}$$

= 0.25 × 2.9 = 0.725 mA/V
 $r_o = \frac{V_A}{I_D} = \frac{50}{1.06} = 47 \text{ k}\Omega$

Next we use the equivalent circuit of Fig. 5.39(c) to determine the input resistance $R_n = 1$, and the voltage gain A = 1. Toward that end we simplify the circuit by combining the three parallel resistances r_0 , R_D , and R_L in a single resistance R'_L ,

$$R_l' = R_L ||R_D|| r_o$$

= 10||10||47 = 4.52 k\O

as shown in Fig. 5.39(d). For the latter circuit we can write the two equations

$$v_{o} = (i_{t} - g_{m} v_{gt}) R_{L}^{\prime}$$
 (5.60)

Example 5.10 continued

and

$$i_i = \frac{v_{Rs} - v_o}{R_G} \tag{5.61}$$

Substituting for v_0 from Eq. (5.61) into Eq. (5.60) results in the following expression for the voltage gain $A_{st} = v_0/v_t = v_0/v_{gs}$:

 $A_v = -g_m R_L' \frac{1 - (1/g_m R_G)}{1 + (R_L'/R_G)}$

Since R_0 is very large, $g_m R_0 \gg 1$ and $R' R_0 \ll 1$ (the reader can easily verify this), and the gain expression can be approximated as

$$A_v = -g_m R_L' \tag{5.62}$$

Substituting, $g_m = 0.725 \text{ mA/V}$ and $R'_L = 4.52 \text{ k}\Omega$ yields

$$A_{\rm m} = -3.3 \text{ V/V}$$

To obtain the input resistance, we substitute in Eq. (5.61) for $=A_{e_0}=g_mR'_{e_0}$, then use $R_{\rm in}\equiv v_l/i_l=v_{gs}/i_l$ to obtain

$$R_{n} = \frac{R_{G}}{1 + g_{n}R_{I}'} \tag{5.63}$$

This is an interesting relationship. The input resistance decreases as the gain $(g_m R_l^2)$ is increased. The value of R_{ln} can now be determined; it is

$$R_{\rm in} = \frac{10 \text{ M}\Omega}{1 + 3.3} = 2.33 \text{ M}\Omega$$

which is still very large.

The largest allowable input signal is constrained by the need to keep the transistor in saturation at all times; that is,

$$v_{DS} \geq v_{GS} - V_{I}$$

Enforcing this condition with equality at the point v_{ex} is maximum and v_{DS} is minimum, we write

$$v_{DSmin} = v_{GSmax} - V_{I}$$

$$V_{DS} - |A_{\psi}|\hat{v}_i = V_{GS} + \hat{v}_i - V_i$$

Since $V_{DS} = V_{GS}$, we obtain

$$\hat{v}_t = \frac{V_t}{|A|_{1+1}}$$

This is a general relationship that applies to this circuit irrespective of the component values. Observe that it simply states that the maximum signal swing is determined by the fact that the bias arrangement makes $V_D = V_G$ and thus, to keep the MOSFET out of the triode region, the signal between D and G is constrained to be equal to V_G . For our particular design,

$$\dot{v}_i = \frac{1.5}{3.3 + 1} = 0.35 \,\mathrm{V}$$

A modification of this circuit that increases the allowable signal swing is investigated in Problem 5.80

EXERCISE

D5.18 Consider the amplifier circuit of Fig. 5.3 μ a) without the load resistance $R_{\rm c}$ and with channel length modulation neglected Let $I_{ij} = 5 \sqrt{I_{ij}} = 0.7 \text{ A}$, and $I_{ij} = 1 \text{ n.s.}$ Lind $I_{ij} = I_{ij}$, I_{ij} and R to obtain a voltage gain of 25 V.V. and an input resistance of 0.5 MQ. What is the maximum allowable input signal, \tilde{v} ?

Ans. 0 319 V; 50.7 μ A; 78.5 k Ω ; 13 M Ω ; 27 mV

5.5.7 The T Equivalent-Circuit Model

Through a simple circuit transformation it is possible to develop an ilternative equivalent-circuit model for the MOSELT. The development of such a model, known as the 1 model is illustrated in Fig. 5.40. Figure 5.40(a) shows the equivalent circuit stidied

Figure 5.40 Development of the Legiov item circult roadel for the MOSEET Lors implicity it his been omitted; however, it may be added between D and S in the T model of (d)






Figure 5.41 (a) Inc I model of the MOSEET augmented with the drains to source resistance? (b) \ alternative representation of the T model.

above without i. In Fig. 5.40(b) we have added a second g. i. current source in seres with the original controlled source. This addition obviously does not change the termnal currents and is thus allowed. The newly created circuit node, labeled X, is joined to the gate terminal G in Fig. 5.40(c). Observe that the gate current does not change that is, it remains equal to zero and thus this connection does not alter the terminal characteristics. We now note that we have a controlled current source go connected across its control voltage. We can replace this controlled source by a resistance as long as this resistance draws an equal current as the source. (See the source-absorption theorem in Appendix D.) Thus the value of the resistance is $i_1, g_m = 1/g_m$. This replacement is shown in Fig. 5.40(d), which depicts the alternative model. Observe that, is stizero. $t_{\alpha} = g_{m/g}$, and $t_{\gamma} = \frac{1}{2} (1 - g_m) = g_{m/g}$, all the same as in the original model in Fig. 5.40(a).

The model of Fig. 5.40(d) shows that the resistance between gate and source looking into the source is 1 g₂. This observation and the T model prove useful in many applications. Note that the resistance between gate and source, looking into the gale > infinite.

In developing the I model we did not include it. If desired, this can be done by incrporating in the circuit of Fig. 5.40(d) a resistance in between drain and source, as shown a Fig. 5.41(a). An alternative representation of the T model, in which the voltage-controlled current source is replaced with a current-controlled current source, is shown in Fig. 5.41th

Finally we should note that in order to distinguish the model of Fig. 5-37(b) from the equivalent I model, the former is sometimes referred to as the hybrid- model, a carryover from the bipolar transistor literature. The origin of this name will be explained in the next chapter.

The interpolate State (

the source terminal by utilizing a large capacitor (, Sim larly the output signal at the drain is taken through a large coupling capacitor C. Find the input resistance R_{ij} and the voltage gain. Neglect channel-length modulation.




Figure 5.42 (a) Amplition Creation Example 5.11 (b) Small signal equivalent circuit at the amplification (a)

Solution

Replacing the MOSELL with its Legovalent circuit model results in the amplifier equivaent circuit shown in Eg. 5 (2(b)). Observe that the docurrent source his replaced with an open circuit and the dovoltage source 1 ,, is replaced by a short event. The large coupling capacitors have been replaced by short circuits. From the equivalent circuit-model we determine

$$R_{\rm in} = \frac{v_{\rm i}}{-i} = 1/g_{\rm in}$$

and


$$v_o = -iR_D = \left(\frac{v_1}{1/g_m}\right)R_D = g_m R_D v_s$$

Thus,

$$A_n = \frac{v_n}{-} = g_n R_D$$

We note that this amplifier, known as the cormon-gate amplifier because the gate at ground potential is ecommon to both the input and output ports, has a low input resistance of light and a noninvesting gain We shall study this amplifier type in Section 5.6.5.

5.19 I so the I model of Fig. 5.41(b) to show that a MOSELL whose drara is connected to its fate exhib its an incremental resistance equal to $\lfloor (1/g_m) \rfloor r$. Ans. See Fig. E5.19.



5.5.8 Summary

We conclude this section by presenting in Table 5.3 a summary of the formulas for calculating the values of the small-signal MOSFFT parameters. Observe that for g_{\pm} we have three different formulas, each providing the circuit designer with insight regarding design choices. We shall make frequent comments on these in later sections and chapters.



Small-Signal Parameters

NMOS transistors

■ Transconductance

$$g_m = \mu_n C_{ox} \frac{W}{L} V_{OV} = \sqrt{2\mu_n C_{ox} \frac{W}{L} I_D} = \frac{2I_D}{V_{OV}}$$


Output resistance:

$$r_o = V_A/I_D = 1/\lambda I_D$$

PMOS transistors

Same formulas as for NMOS except using $|V_{ox}|$, $|V_{ox}|$, and replacing μ_n with μ_r .

Small-Signal Equivalent Circuit Models



- 5.20 For the amplitier in Fig. 5.34, et V_{ij} = 5.V, $R_i = 10 \text{ k}\Omega$, $V_i = 10 \text{ k}\Omega$, $V_i = 20 \text{ meV}$, $d_i L = 20$, $V_{cs} = 2 \text{ V}$, and $\lambda = 0$.
 - (a) Find the dc current I_0 and the dc voltage $V_{0\infty}$
 - (b) Find g...
 - (c) Find the voltage gain.
 - (d) If = = 0.2 sin of volts, fine assuming that the small-signal approximation holds. What are the minimum and maximum values of v_{ps} ?
 - (e) Use Eq. (5.43) to determine the various components of i . Using the identity (sin $ait = -\frac{1}{2}$ cos 2011) show that there is a slight shift in L (by how much?) and that there is a second harmonic component (i.e., a component with frequency 2to Express the amplitude of the second harmonic component as a percentage of the amplitude of the fundamental. (This value is known as the secondharmonic distortion.)

Ans. (a) 200 μ V, 3 V, (b) 0.4 mA V, (c) 4 V V, (d) 0.8 sin ωt vo ts, 2.2 V, 3.8 V, (e) $i_0 = (204 + 80 \sin \omega t - 4 \cos 2 \omega t) \,\mu A, 5\%$

- An NMOS transistor has $\mu C_1 = 60 \,\mu\text{A.V.}$ if $T \approx 40$, $T = 1 \,\text{V.}$ and $V_1 = 15 \,\text{V.}$ Find g_m and r when (a) the bias voltage $V_{cs} = 1.5 \text{ V}$, (b) the bias current $I_n = 0.5 \text{ mA}$. **Ans.** (a) 1.2 mA/V, 50 k Ω ; (b) 1.55 mA/V, 30 k Ω
- **5.22** A MOSELL is to operate at $I_0 = 0.1$ mA and is to have $g_{\mu\nu} = 1$ mA V. If $K_{\mu\nu} = 50 \,\mu$ V., find the required W/L ratio and the overdrive voltage. Ans. 100: 0.2 V
- **5.23** For a fabrication process for which $\mu = 0.4\mu$, find the ratio of the width of a PMOS transister to the width of an NMOS transistor so that the two devices have equal potential same bias conditions. The two devices have equal channel lengths. Ans. 2.5
- **5.24** A PMOS transistor has I = I V, $K' = 60 \mu A V$, and $R I = 16 \mu m = 0.8 \mu m$. Find I, and g when the device is biased at $I_{\perp} = 1.6 \,\mathrm{V}$. Also, find the value of r if λ (at $I = 1 \,\mathrm{\mu m}) = 0.04 \,\mathrm{V}$ Ans. 216 μ A; 0.72 mA/V; 92.6 k Ω
- **5.25** Use the formulas in Table 5.3 to derive an expression for $(g_x r)$ in terms of V_x and V_y . As we shall see in Chapter 7, this is an important transistor parameter and is known as the intrinsic gain. Evaluate the value of gir for an NMOS transistor fabricated in a 0.8 μ m (MOS process for which 1% = 12.5 Vittin of channel length. Let the device have minimum channel length and be operated at an overdrive voltage of 0.2 V.

Ans. $g_m r_o = 2V_A/V_{OV}$; 100 V/V

5.6 Basic MOSFET Amplifier Configurations

It is useful at this point to take stock of where we are ind where we are going in our study of MOSEFT amplifiers. In Section 5.4 we examined the essence of the use of the MOS-HIT as an amplifier. There we found that almost linear amplification can be obtained by biasing the MOSITT at an appropriate point in its saturation region of operation and by keeping the signal small. We then took a closer look at the small signal operation of the MOSELL in Section 5.5 and developed circuit models to represent the transistor, thus heilitating the determination of amplifier parameters such as voltage gain and input and output resistances.

We are now ready to consider the various possible configurations of MOSFET amplifiers. and we will do that in the present section. To focus our attention on the salient features of the vartous configurations, we shall present them in their most simple, or "stripped down" version Thus, we will not show the de biasing arrangements, leaving the study of bias design to the next section. Finally, in Section 5.8 we will bring everything together and present practical circuits by discrete-circuit MOSELT amplifiers, namely, those amplifer circuits that can be constructed using discrete components. The study of integrated-circuit amplifiers begins in Chapter 7

5.6.1 The Three Basic Configurations

There are three basic configurations for connecting the MOSELT as an amplifier. Each of these configurations is obtained by connecting one of the three MOSEET terminals to ground, thus creating a two-port network with the grounded terminal being common to the input and output pork Figure 5.43 shows the resulting three configurations with the biasing arrangements omitted

In the circuit of Fig. 5.43(a) the source terminal is connected to ground, the input voltage sigis applied between the gate and ground, and the output voltage signal -, is taken between the drain and ground, across the resistance R_{ij} . This configuration, therefore, is called the grounded-source or common-source (CS) amplifier. It is by far the most popular MOS amplifier configuration and is the one we utilized in Sections 5.4 and 5.5 to study MOS amplifier operation

The common-gate (CG) or grounded-gate amplifier is shown in Fig. 5.43(h) It is obtained by connecting the gate to ground applying the input . , between the source and




Figure 5.43 The three basic MOSFET amplifier configurations.

ground, and taking the output - across the resistance R_{ij} connected between the drain and ground. We encountered a CG amplifier in Example 5.11.

Finally, Fig. 5.43(c) shows the common-drain (CD) or grounded-drain amplifier. It is obtained by connecting the drain terminal to ground, applying the input voltage signal between gate and ground, and taking the output voltage signal between the source and ground, across a load resistance R_i . For reasons that will become apparent shortly, this configuration is more commonly called the source follower.

Our study of the three basic MOS amplifier configurations will reveal that each has distinctly different attributes and hence areas of application.

5.6.2 Characterizing Amplifiers

Before we begin our study of the different MOSFLT amplifier configurations, we consider how to characterize the performance of an amplifier as a circuit building block. An introduction to this topic was presented in Section 1.5.

Figure 5.44(a) shows an amplifier fed with a signal source having an open-circuit voltage $\frac{1}{2}$ and an internal resistance $R_{\frac{1}{2}}$. These can be the parameters of an actual signal source or, in a cascade amplifier, the Thevenin equivalent of the output circuit of another amplifier stage preceding the one under study. The amplifier is shown with a load resistance R_1




Figure 5.44 Characterization of the amplifier as a functional block (a) An amplifier tea with a voltage venue. Naving a source resistance R_{\perp} and focume a had resistance R_{\perp} (b) Equivient a result representation of the circuit in (a); (c) Determining the amplifier output resistance R_o .

connected to the output terminal. Here, R₁ can be an actual load resistance or the input resistance of a succeeding amplifier stage in a cascade amplifier.

Figure 5.44(b) shows the amplifier circuit with the amplifier block replaced by its equivalent-circuit model. The input resistance R represents the loading effect of the amplifier input on the signal source. It is found from

$$R_{\rm in} \equiv \frac{v_i}{i}$$

and together with the resistance R_{sig} forms a voltage divider that reduces v_{sig} to the value v_{sig} that appears at the amplifier input,

$$= \frac{R_{\rm in}}{R_{\rm in} + R_{\rm sig}} v_{\rm sig} \tag{5.65}$$

All the amplifier circuits studied in this section are **unilateral**. That is, they do not contain internal feedback, and thus R will be independent of R. However, as will be seen in subsequent chapters, this is not always the case.

The second parameter in characterizing amplifier performance is the open-circuit voltage gain A_{vo} , defined as

The third and final parameter is the output resistance R. Observe from Lig. 5.44(b) that R is the resistance seen looking back into the amplifier output terminal with a set to zero. Thus R, can be determined, at least conceptually, as indicated in Fig. 5.44(c) with

$$R_o = \frac{x}{i_x}$$

The controlled source 4 and the output resistance R_i represent the Thevenin equivalent of the amplifier output circuit, and the output voltage can be found from

$$=\frac{R_L}{R_+ + R_-} A_{vo}v_+ \tag{5.66}$$

Thus the voltage gain of the amplifier proper, 4, can be found as

$$A_{v} = \frac{v_{o}}{v_{i}} = A_{vo} \frac{R_{L}}{R_{L} + R_{o}}$$

$$(5.67)$$

and the overall voltage gain G_z ,


$$G_v = \frac{v}{v_{\rm sig}}$$

can be determined by combining Eqs. (5.65) and (5.67):

$$G_{v} = \frac{R_{in}}{R_{in} + R_{sig}} A_{vo} \frac{R_{L}}{R_{L} + R_{o}}$$
 (5.68)

5.6.3 The Common-Source (CS) Amplifier

Of the three basic MOS amplifier configurations, the common source is the most wides used. Typically, in an amplifier formed by cascading a number of stages, the bulk of the voltage gain is obtained by using one or more common-source stages in the cascade.






Figure 5.45 (a) Common source amplifier fed with a signal π from a generator with a resistance R. The bias circuit is omitted (b) The common source amplifier with the MOSEET replaced with its hybrid- π model.

Figure 5.45(a) shows a common source amplifier (with the biasing arrangement omitted) ted with a signal source x_{in} having a source resistance R_{in} . We wish to analyze this circuit to determine R_{in} . A_{in} , R_{in} and G_{in} . For this purpose we shall assume that R_{in} is part of the amplifier, thus if a load resistance R_{in} is connected to the amplifier output it appears in parallel with R_{in} .

Characteristic Parameters of the CS Amplifier Replacing the MOSEFT with its hybrid- π mode, we obtain the CS amplifier equivalent circuit shown in Fig. 5.45(b). We shall use this equivalent circuit to determine the characteristic parameters R=1, and R= as follows.

The input resistance R_m is obviously infinite.

$$R_{\rm n} = \infty \tag{5.69}$$

The output voltage is found by multiplying the carrent (e, j) by the total resistance between the output node and ground,

$$v_o = -(g_m v_{g_s})(R_D \parallel r_o)$$

Since $v_{gg} = v_f$, the open-circuit voltage gain $A_{vo} \equiv v_o / v_f$ can be obtained as

$$A_{1,o} = -g_m(R_D \| r_o) \tag{5.70}$$

Observe that the transistor output resistance ℓ reduces the magnitude of the voltage gain. In discrete-circuit amplifiers, which are of interest to us in this chapter, R, is usually much

lower than r_o and the effect of r_o on reducing $|A_{vo}|$ is slight (less than 10^o or so). Thus in many cases we can neglect r_o and express A_{vo} simply as

$$A_{i,p} \simeq (-g_m R_D) \tag{5}$$

The reader is cautioned, however, that neglecting r_i is allowed only in discrete-circuit design. As will be seen in Chapter 7, r_o plays a central role in 1C amplifiers

The output resistance R_a is the resistance seen looking back into the output terminal with set to zero. From Fig. 5.45(b) we see that with set to zero, will be zero, and this $g_m v_{gs}$ will be zero, resulting in

$$R_o = R_D \| r_o \tag{5.72}$$

Here, r_0 has the beneficial effect of reducing the value of R. In discrete circuits, however this effect is slight and we can make the approximation

$$R_o \simeq R_D \tag{5.3}$$

This concludes the analysis of the CS amplifier proper. We can now make the following observations.

- 1. The input resistance is ideally infinite.
- 2 The output resistance is moderate to high (in the kilohms to tens of kilohms range) Reducing R to lower R is not a viable proposition, since the voltage gain is also reduced. Alternatively, if a low output resistance (in the ohms to tens of ohms range) is needed, a source follower stage is called for, as will be discussed in Section 5.6.6.
- 3. The open-circuit voltage gain 4 can be high, making the CS configuration the workhorse in MOS amplifier design. Unfortunately, however, the bandwidth of the CS amplfier is severely limited. We shall study amplifier frequency response in Chapter 9.

Overall Voltage Gain. To determine the overall voltage gain G, we first note that the infinite input resistance will make the entire signal G appear at the amplifier input,

$$v_i = v_{\text{sig}} \tag{5.74}$$

an obviously ideal situation. At this point we should remind the reader that to maintain a reasonably linear operation,—and hence—should be kept much smaller than 21 ii

If a load resistance R_i is connected to the output terminal of the amplifier, this resistance will appear in parallel with R_i . It follows that the voltage gain |f| can be obtained by simply replacing R_i in the expression for |f| in Eq. (5.70) by $R_i \parallel R_i$.

$$A_{i} = -g_{m}(R_{D} \parallel R_{i} \parallel r_{o}) \tag{5.15}$$

This expression together with the fact that = ____, provides the overall voltage gain.

$$G_t = A_t = -g_m(R_D \parallel R_L \parallel r_o)$$
 (5.76)

EXERCISE

0

0

5.26 Use A_{vo} in Eq. (5.70) together with R_o in Eq. (5.72) to obtain A_v . Show that the result is identical to that in Eq. (5.75).




Figure 5.46 Performing he analysis directly on the circuit diagram with the MOSEET mode, used in plicitly

Performing the Analysis Directly on the Circuit Diagram. Although small signal, equivalent-circuit models provide a systematic process for the analysis of any amplifier circuit, the effort it volved in drawing the equivalent circuit is sometimes not justified. That is, in simple situations and after a lot of practice, one can perform the small-signal analysis directly on the circuit schematic. Because in this way one remains closer to the actual circuit, the direct analysis can yield greater insight into circuit operation. Figure 5.46 shows the direct analysis of the CS amplifier. Observe that we have "pulled out" the resistance $r_{\rm c}$ from the transistor, thus making the transistor drain conduct $g_{\rm c}$ while still accounting for the effect of $r_{\rm c}$.

EXERCISE


5.27 A CS amplifier utilizes a MOSEE I biased at I = 0.25 m A with I = 0.25 V and R = 20 k Ω . The device has $I_{+} = 80$ V. The amplifier is fed with a source naving $R_{+} = 100$ k Ω and a 20-k Ω load is connected to the output. Find $R_{+} = R_{-} = 1$, and $G_{-} = 100$ maintain reasonable linearity, the peak of the input sine wave signal is limited to 10° of (2.1) what is the peak of the sine wave voltage at the output?

Ans. ∞ ; -36.4 V/V; 18.2 k Ω ; -19 V/V; -19 V/V; 0 95 V

5.6.4 The Common-Source Amplifier with a Source Resistance

It is often beneficial to insert a resistance R_{-} in the source lead of the common-source amplifier as shown in Fig. 5.47(a). The corresponding small-signal equivalent circuit is shown in Fig. 5.47(b), where we note that the MOSIF I has been replaced with its I equivalent-circuit model. The I model is used in preference to the π -n odel because it makes the analysis in this case somewhat simple. In general, whenever a resistance is connected in the source lead, the I model is preferred. The source resistance then simply appears in series with the resistance $1/g_m$ and can be added to it.

It should be noted that we have not included r in the equivalent circuit model belowing r would complicate the analysis considerably, r would connect the output node of the amplifier to the input side and thus would make the amplifier nonuncateral






Figure 5.47 The CS amplifier with a source resistance $R_{\rm c}$ (a) Circuit without bias details (b) Equivalent of cuit with the MOSFET represented by its T model.

Fortunately, it turns out that the effect of r on the operation of the discrete-circuit amplifier is not important. This can be verified by computer simulation, using for instance SPICE. This is not the case, however, for the integrated-circuit version of the circuit, where r plays a major role and must be taken into account, as we shall do in Chapter 7.

From Fig. 5.47(b) we see that the input resistance $R_{\rm in}$ is infinite and thus i=1. Unlike the CS amplifier, however, here only a fraction of appears between gate and source as i, It can be determined from the voltage divider composed of $1 \le g_{\rm in}$ and R that appears across the amplifier input, as follows:

$$g_{s} = \frac{1}{\sqrt{1/g_{m} + R_{s}}} = \frac{1}{1 + g_{m}R_{s}}$$

Thus we can use the value of R_s to control the magnitude of the signal R_s and thereby ensure that R_s does not become too large and cause unacceptably high nonlinear distortion. This is the first benefit of including resistor R_s . Other benefits will be encountered in later sections and chapters. For instance, it will be shown in Chapter 9 that R_s causes the useful bandwidth of the amplifier to be extended. The mechanism by which R_s causes such improvements in amplifier performance is negative feedback. To see how R_s introduces

negative feedback, refer to Fig. 5.47(a). If while keeping—constant, for some reason the drain current increases, the source current also will increase, resulting in an increased voltage drop across R. Thus the source voltage rises, and the gate-to-source voltage decreases. The latter effect causes the drain current to decrease, counteracting the initially assumed change, an indication of the presence of negative feedback. In Chapter 10 we shall study negative feedback formally. There we will fearn that the improvements that negative feedback provides are obtained at the expense of a reduction in gain. We will now show this to be the case in the circuit of Fig. 5.47.

The output voltage ϵ_{+} is obtained by multiplying the controlled-source current ϵ by R.

$$v_o = -i R_D$$

The current *t* in the source lead can be found by dividing—by the total resistance in the source.

$$i = \frac{v_i}{1/g_m + R_s} = \left(\frac{g_m}{1 + g_m R_s}\right) v_i \tag{5.78}$$

Thus, the voltage gain $A_{i,a}$ can be found as

$$1 = - = -\frac{R_D}{1 \cdot S_D + R} \tag{5.79}$$

which can also be expressed as

$$A_{so} = -\frac{g_m R_D}{1 + g_m R_s} \tag{5.80}$$

Equation (5.80) indicates that including the resistance R reduces the voltage gain by the factor (1 + $g_{s}R$). This is the price paid for the improvements that accrue as a result of R. It is interesting to note that in Chapter 10, we will find that the factor (1 + $g_{s}R$) is the "amount of negative feedback" introduced by R. It is also the same factor by which bardwidth and other performance parameters improve. Because of the negative-feedback action of R_{s} it is known as a source-degeneration resistance.

There is another useful interpretation of the expression for the drain current in Eq. (5.78). The quantity between brackets on the right-hand side car be thought of as the "effective transconductance with R included". Thus, including R reduces the transconductance by the factor (1+g, R). This, of course, is simply the result of the fact that only a fraction $1/(1+g_mR_s)$ of v_s appears as v_{gs} (see Eq. 5.77.).

The alternative gain expression in Eq. (5.79) has a powerful and insightful interpretation. The voltage gain between gate and drain is equal to the ratio of the total resistance in the drain (R_D) to the total resistance in the source $(1/g_m + R_s)$.

Voltage gain from gate to drain =
$$-\frac{\text{Total resistance in drain}}{\text{Total resistance in source}}$$
 (5.81)

This is a general expression. For instance, setting R = 0 in Eq. (5.29) yields A = 0 the CS amplifier.

Finally, we consider the situation of a load resistance R—connected at the output. We can obtain the gain β —using the open-circuit voltage gain β —together with the cutput resistance R_o , which can be found by inspection to be

$$R_o = R_D$$

Alternatively, A_i can be obtained by simply replacing R_i , in Eq. (5.79) or (5.80) by $(R_D \parallel R_L)$; thus,

$$A_v = -\frac{R_D \| R_L}{1/g_m + R_v} \tag{5.2}$$

ог

$$A_{v} = -\frac{g_{m}(R_{D} || R_{I})}{1 + g_{m}R_{v}}$$
 (5.31)

Observe that Eq. (5.82) is a direct application of the ratio of total resistance rule of Eq. (5.81) Finally, note that because R_1 is infinite. and the overall voltage gain α_1 is equal to α_2

EXERCISE

0

0

5.28 In Exercise 5.27 we applied an input signal of 50 mV peak and obtained an output signal of approximately 1 V peak. Assume that for some reason we now have in input signal of that is 0.2 V peak and that we wish to modify the circuit to keep outchanged, and thus keep the nonlinear distort on from increas as. What value should we use for R 'W hat value of G will result! What will the peak signal at the output become? Assume $r_a = \infty$.

Ans. 1.5 kΩ; -5 V 'V; 1 V

5.6.5 The Common-Gate (CG) Amplifier

Figure 5.48(a) shows a common-gate amplifier with the prasing circuit omitted. The amplifier is fed with a signal source characterized by $\frac{1}{2}$ and $\frac{1}{2}$ Since $\frac{1}{2}$ appears in series with the source, it is more convenient to represent the transistor with the $\frac{1}{2}$ model than with the $\frac{1}{2}$ model. Doing this, we obtain the amplifier equivalent circuit shown in Fig. 5.48(b). Note that we have not included $\frac{1}{2}$. This would have complicated the analysis considerably for $\frac{1}{2}$ would have appeared between the output and the input side of the amplifier. Fortunately $\frac{1}{2}$




Figure 5.48 (a) Common-gate (CG) amplifier with bias arrangement omitted. (b) Equivalent creat of the (to amplifier with the MOSI FT replaced with its T model.

turns out that the effect of τ on the performance of a discrete CG amplifier is very small. We will consider the effect of τ when we study the IC form of the CG amplifier in Chapter.

From inspection of the equivalent circuit of Fig. 5.48(b), we see that the input resistance

$$R_{\rm in} = \frac{1}{g_{\rm in}} \tag{5.84}$$

This should have been expected, since we are looking into the source and the gate is grounded. Typically 1 g_n is a few hundred ohms, thus the CG amplifier has a low input resistance.

To determine the voltage gain A_{vo} , we write at the drain node

$$v_o = -iR_D$$

and substitute for the source current i from

to obtain

$$A_{io} = \frac{v_o}{l} = g_m R_D \tag{5.85}$$

which except for the positive sign is identical to the expression for 4^{-} of the CS amplifier (when r_n is neglected).

The output resistance of the CG circ iit can be found by inspection of the circuit in Fig. 5.48(b) as

$$R_o = R_D \tag{5.86}$$

which is the same as in the case of the CS amplifier (with r_o neglected).

Although the gain of the CG amplifier proper has the same magnitude as that of the CS amplifier, this is usually not the case as fat as the overall voltage gain is concerned. The low input resistance of the CG amplifier can cause the input signal to be severely attenuated. Specifically,

$$\frac{v_t}{R} = \frac{R_{tn}}{R + R_{tn}} = \frac{1/g_m}{1 + g_m + R_{tn}}$$
 (5.87)

from which we see that except for situations in which R_{ij} is on the order of 1/g, the signal transmission factor i_{ij} can be very small and the overall voltage gain C can be correspondingly small. Specifically, with a resistance R_i connected at the output

$$G_v = \frac{1/g_m}{R_{sig} + 1/g_m} [g_m(R_D || R_L)]$$

Thus,

$$G_{n} = \frac{(R_{D} \parallel R_{L})}{R_{n} + 1^{-1} k_{n}} \tag{5.88}$$

Observe that the overall voltage gain is simple the ratio of the total resistance in the drain event to the total resistance in the source circuit. If $R_{s,j}$ is of the same order as $R_{s,j}$ and $R_{s,j}$. $G_{s,j}$ will be very small.

Because of its low input resistance, the CG amplifier alone has very limited application. One such application is to amplify high-frequency signals that come from sources with relatively low resistances. These include cables, where it is usually necessary for the input

resistance of the amplifier to match the characteristic resistance of the cable. As will be shown in Chapter 9, the CG amplifier has excellent high-frequency response. Thus it can be combined with the CS amplifier in a very beneficial way that takes advantage of the best features of each of the two configurations. A very significant circuit of this kind will be studied in Chapter 7.

EXERCISE

5.29 A CG amplifier is required to match a signal source with R = ~ 100 Ω. At what current I_c, should the MOSEFT be biased if it is operated at an overdrive voltage of 0.20 V. If the total resistance in the drain circuit is 2 kΩ, what overall voltage gain is realized?
Ans. I mA; 10 V/V.

5.6.6 The Common-Drain Amplifier or Source Follower

The last of the basic MOSEL ampulier configurations is the common-drain amplifier, an important circuit that finds application in the design of both small signal amplifiers as well as amplifiers that are required to handle large signals and deliver substantial amounts of signal power to a load. This latter variety will be studied in Chapter 11. The common drain amplifier is more commonly known as the *source follower*. The reason behind this name will become apparent shortly.

The Need for Voltage Buffers Before embarking on the analysis of the source follower it is useful to look at one of its more common applications. Consider the situation depicted in Fig. 5.49(a). A signal source delivering a signal of reasonable strength (V)




Figure 5.49 Illustrating the need for a unity-gain buffer amplifier.

with an internal resistance of $1 \text{ M}\Omega$ is to be connected to a 1-k Ω load resistance. Connecting the source to the load directly as in Fig. 5.49(b) would result in severe attenuation of the signal, the signal appearing across the load will be only 1. (1000 + 1) of the input signal or bout 1 mV. An alternative course of action is suggested in Fig. 5.49(c). There we have interposed an amplifier between the source and the load. Our amplifier, however, is unlike the amplifiers we have been studying in this chapter thus far, it has a voltage gain of only unity. This is because our signal is already of sufficient strength and we do not need to increase its amplitude. Note, however, that our amplifier has a very large input resistance, thus almost all of $\frac{1}{N}$ (i.e., 1 N) will appear at the input of the amplifier proper. Since the amplifier has a low output resistance (100 Ω), 90% of this signal (0.9 N) will appear at the output, obviously a very significant improvement over the situation without the amplifier. As will be seen shortly, the source follower can easily implement the unity gain buffer amplifier shown in Fig. 5.49(c).

Characteristic Parameters of the Source Follower. Figure 5.50(1) shows a source ollower with the bias circuit omitted. The source follower is fed with a signal generator $(-g,R_0)$ and has a load resistance R_0 connected between the source terminal and ground. We shall assume that R_0 includes both the actual load and any other resistance that may be present between the source terminal and ground (e.g., for biasing purposes). Normally, the actual load resistance would be much lower in value than such other resistances and this would dominate.

Since the MOSFET has a resistance R connected in its source terminal, it is most convenient to use the 1 model, as shown in Fig. 5.50(b). Note that we have included r, simply because it is very easy to do so. However, since r in effect appears in parallel with R, and since in discrete circuits $r=R_r$, we can neglect r and obtain the simplified equivalent circuit shown in Fig. 5.50(c). From the latter circuit we can write by inspection

and obtain A_p from the voltage divider formed by $1/g_m$ and R_L as

$$A_{1} = \frac{v_{o}}{v_{t}} = \frac{R_{L}}{R_{l} + 1/g_{m}} \tag{5.89}$$

Setting $R_L \approx \infty$ we obtain

$$A_{io} = 1 \tag{5.90}$$

The output resistance R_i is found by setting 0 (i.e., by grounding the gate). Now looking back into the output terminal, excluding R_i we simply see 1/g, thus

$$R_a = 1/g_m \tag{5.91}$$

The unity open-circuit voltage gain together with R in Eq. (5.91) can be used to find 4 when a load resistance R_i is connected. The result is simply the expression in Eq. (5.89). Finally, because of the infinite $R_{\rm in}$, $v_i = v_{\rm sig}$, and the overall voltage gain is

$$G_{1} = A_{0} = \frac{R_{L}}{R_{L} + 1/g_{m}} \tag{5.92}$$

Thus G will be lower than unity. However, because E(g) is usually low, the voltage g in can be close to unity. The unity open G rout voltage g and in Eq. (S 90) indicates that he





Figure 5.50 (a) Common-drain an phase or source to lower (b) Equivalent escent of the source tellower obtained by replacing the MONT I with its I mode. Note that x appears in parallel with R and in discrete or only $x \in R$. Neglecting x we obtain he simplified equivalent circuit in (e).

voltage at the source terminal will follow that at the input hence the name source fid lower.

In conclusion, the source follower features a very high input resistance (ideally, infinite), a relatively low output resistance, and an open circuit voltage gain that is near unity (ideally, unity). Thus the source follower is ideally suited for implementing the unity-gain voltage buffer of Fig. 5.49(c). The source follower is also used as the output (i.e., last) stage in a millistage amplifier, where its function is to equip the overall amplifier with a low output resistance, thus enabling it to supply relatively large load currents without loss of gain (i.e., with fittle reduction of output signal level). The design of output stages is studied in Chapter 11.



Ans. 1.25 mA; 0.91 V; 91 mV

D5.31 A M DSFF I is connected in the source follower configuration and employed as the output stage of a cascace amplifier. It is required to provide an output resistance of 200 Ω . If the MOSFF I has K = 0.4 m A V and is operated at $T_0 = 0.25$. V find the required R/I ratio. Also specify the de-bias current T. If the amplifier load resistance varies over the range $-k\Omega$ to $10/k\Omega$, what is the range of G_0 of the source follower?

Ans. 50: 0.625 mA; 0.83 V/V to 0.98 V/V

5.32 Refer to Fig. 5.50(b). Show that taking r_a into account results in

$$A_{ro} = \frac{r_o}{r_o + 1/g_m}$$

Now recalling that r=1, l and g=2l+1 find l in terms of l, and l for a technology for which l=20 V what is the maximum l, at which the transistor can be operated while obtaining $A_{mn} \ge 0.99$ V/V?

Ans. $A_{ij} = 1/[1 + V_{OV}/2V_{ij}]; 0.4 \text{ V}$

5.6.7 Summary and Comparisons

For easy reference and to enable comparisons, we present it Table 5.4 the formulas for determining the characteristic parameters of discrete MDS amplifiers. Note that r has been neglected throughout. This is because our interest in this chapter is primarily in discrete circuit amplifiers. As already mentioned, r has a relatively small effect on the performance of discrete circuit amplifiers and can usually be neglected. It some cases however it is very easy to take r into account, such as in the case of the CS and CD amplifiers, and one is encouraged to do so for integrated circuit amplifiers, r must always be taken into account.

Amplifier type	teristics of MOSFET Amplifiers (haracteristics *				
	R_{v}	1	R_{r}	А	()
Common source (Fig. 5.45)	ø:	z.,,R.	К,	$g_m(R_i, R_i)$	$g_m(R_\ell \parallel R_\ell)$
Common source with R_n (Fig. 5.47)	00	$\frac{g_{n}R_{n}}{1+g_{m}R_{n}}$	R_{ι}	$\frac{-g_m(R_t (R_t)}{1 + g_m R}$	$\frac{g_m(R_t) \ R_t)}{1 + g_m R_t}$
				$\frac{R \cdot R_i}{ g_m + R_i}$	$\frac{R_{I_{i}} \parallel R}{1 - g_{m} + R}$
Common gate Fig. 5.48)	1	$z_n R$	R,	$g_n(R_D R_T)$	$\frac{R_i \mid R_i}{R_{ig} + 1 \cdot g_{ig}}$
Source follower Fig. 5.50)	¥ n.	1	<u> </u>	$\frac{R_{i}}{R_{i}+1}$	$R_{q} + q_{m}$ $R_{t} + q_{m}$

For the interpretation of R (4) and A refer to be \$441h

In addition to the remarks already made throughout this section about the characteristics and areas of appacability of the various configurations, we make the following concluding points

- 1. The CS configuration is the best suited for realizing the bulk of the gain required in an amplifier Depending on the magnitude of the gain required, either a single stage or a cascade of two or three stages can be used.
- 2. Including a resistor R in the source lead of the CS stage provides a number of performance improvements at the expense of gain reduction.
- 3. The low input resistance of the CG amplifier makes it useful only in specific applications As we shall see in Chapter 9, it has a much better high-frequency response than the CS amplifier. This superiority makes it useful as a high frequency amplifier, especially when combined with the CS circuit. We shall see one such combination in Chapter 7
- 4. The source follower finds apparention as a voltage buffer for connecting a high resistance source to a low-resistance load and as the output stage in a multistage amplifier where its purpose is to equip the amplifier with a low output resistance

5.7 Biasing in MOS Amplifier Circuits

As discussed in Section 5.4, an essential step in the design of a MOSFLT amplifier circuit is the establishment of an appropriate de operating point for the transistor. This is the step known as biasing or mas design. An appropriate de operating point or bias point is characterized by a stable and predictable de drain current / and by a de drain-to-source voltage ! that ensures operation in the saturation region for all expected input signal levels

[&]quot;The MOSEFT cetpot resistance chas been neglected as is permitted in the discrete esternic in prificial studies in aschapter. For IC amplifiers, r, must always be taken into account

5.7.1 Biasing by Fixing V_{GS}

The most straightforward approach to biasing a MOSFF I is to fix its gate-to-source voltage I to the value required to provide the desired I. This voltage value can be derived from the power-supply voltage I, through the ise of an appropriate voltage divider. Alternatively, tean be derived from another suitable reference voltage that might be available in the system independent of how the voltage I, may be generated, this is not a good approach to biasing a MOSFET. To understand the reason for this statement, recall that

$$I_D = \frac{1}{2} \mu_s C_{os} \frac{W}{L} (V_{GS} - V_i)^2$$

and note that the values of the threshold voltage Γ , the oxide-capacitance Γ , and ito a lesser extent) the transistor aspect ratio Γ . Vary widely among devices of supposedly the same size and type. This is certainly the case for discrete devices, in which large spreads in the values of these parameters occur among devices of the same manufacturer's part number. The spread is also large in integrated circuits, especially among devices fabricated on different wafers and certainly between different batches of wafers. Furthermore, both Γ and Γ depend on temperature, with the result that if we fix the value of Γ , the drain current Γ becomes very much temperature dependent.

To emphasize the point that biasing by fixing V is not a good technique, we show in Fig. 5.51 two V characteristic curves representing extreme values in a batch of MOSEETs of the same type. Observe that for the fixed value of V, the resultant spread in the values of the drain current can be substantial.




Figure 5.51 The use of fixed bias (constant I) is an result in a large variability in the value of I. Devices I and 2 represent extremes among units of the same type.

That is indeed what we were doing in Section 5.4. However, the amplifier circuits studied there were conceptual ones, not actual practical circuits. Our purpose in this section is to stucy the latter

io 1

5.7.2 Biasing by Fixing V_6 and Connecting a Resistance in the Source

An excellent biasing technique for discrete MOSFET circuits consists of fixing the dc volt. age at the gate, V_0 , and connecting a resistance in the source lead, as shown in Fig. 5.52(a) For this circuit we can write

$$V_G = V_{GS} + R_S I_D {(5.93)}$$

Now, if I is much greater than I . I will be mostly determined by the values of I and R. However, even if I is not much larger than I resistor R provides negative leedback which acts to stabilize the value of the bias current / To see how this comes about, consider what happens when I increases for whatever reason. Equation (5.93) indicates that since I is constant, I, will have to decrease. This in turn results in a decrease in I, a change that s




Figure 5.52 Brasing using a fixed vortage at the gate A and a resistance in the source lead R (a) basis arrangement (b) reduced variability in I., (c) practical imprementation using a single supply. (d) coap. by old s and source to the gate using a capacitor (), (e) practical implementation using two supplies

opposite to that initially assumed. Thus the action of R works to keep I as constant as possible. This negative feedback action of R gives it the name degeneration resistance, a name that we will appreciate much better at a later point in this text. 10

Figure 5.52(b) provides a graphical illustration of the effectiveness of this biasing scheme. Here too we show the in a characteristics for two devices that represent the extremes of a batch of MOSH Is. Superimposed on the device characteristics is a straight line that represents the constraint imposed by the bas circuit (namely, Eq. (5.93). The intersection of this straight line with the r ——characteristic curve provides the coordinates (Iand fig.) of the bias point. Observe that compared to the case of fixed 4 is, here the variabiliits obtained in I is much smaller. Also, note that the variability decreases as I and R are made larger (thus providing a bias line that is less steep).

Two possible practical discrete implementations of this bias scheme are shown in Fig. 5.52(c) and (e). The circuit in Fig. 5.52(c) utilizes one power-supply 1... and derives I through a voltage divider (R_1, R_2) Since I = 0, R_1 and R_2 can be selected to be very large (in the megohin range), allowing the MOSFET to present a large input resistance to a signal source that may be connected to the gate through a coupling capacitor, as shown in Fig. 5.52(d). Here capacitor () blocks do and thus allows us to couple the signal to the amplifier input without disturbing the MOSFET de bias point. The value of C. should be selected large enough to approximate a short circuit at all signal frequencies of interest. We shall study capacitively coupled MOSFET amplifiers, which are suitable only in discrete circuit design, in Section 5.8. Finally, note that in the circuit of Fig. 5.52(c), resistor R_{\odot} is selected to be as large as possible to obtain high gain but small enough to allow for the desired signal swing at the drain while keeping the MOSFET in saturation at all times.

When two power supplies are available, as is often the case, the somewhat simpler bias arrangement of Fig. 5.52(e) can be utilized. This circuit is an implementation of Eq. (5.93) with V_{ij} replaced by V_{ij} . Resistor R_{ij} establishes a dc ground at the gate and presents a high input resistance to a signal source that may be connected to the gate through a coupling capacitor.

It is required to design the circuit of Fig. 5.52(c) to establish a de drain current I = 0.5 mA. The MOSEFT is specified to have T = 1/V and $\kappa_s H = 1/m X/V$. For simplicity, neglect the channel-length medulation effect (i.e., assume $\lambda = 0$). Use a power-supply $1 = \pm 15$ V. Calculate the percentage change in the value of I_t obtained when the MOSLE Lis replaced with another unit having the same k/W_t but V = 1.5 V

Solution

As a rule of thumb for designing this classical biasing circuit, we choose R_{-} and R_{+} to provide one-third of the power-supply voltage V_i as a drop across each of R_i , the transistor $(i, i, j) \equiv i$ and R_i . For $V_i = 15 V_i$,

The action of R_s in stabilizing the value of the bias current I_s is not unlike that of the resistance R_s which we included in the source lead of it 8 an plifter in Section 5.6.4. In the latter case also, R. warks to reduce the change in i_D with the result that the amplifier gain is reduced.

Example 5.12 continued

this choice makes $V_{ii} = \pm 10 \text{ V}$ and $V_{ii} = \pm 5 \text{ V}$. Now, since V_{ii} is required to be 0.5 mA, we can find the values of R_i , and R_s as follows

$$R_{s} = \frac{V_{DD} - V_{D}}{I_{t}} = \frac{15 - 10}{0.5} = 10 \text{ k}\Omega$$

$$R_{s} = \frac{V_{s}}{R_{s}} - \frac{5}{0.5} = 10 \text{ k}\Omega$$

The required value of I can be determined by first calculating the overdrive voltage I, trom

$$I_D = \frac{1}{2}k'_n(W/L)V_{OV}^2$$

 $0.5 = \frac{1}{2} \times 1 \times V_{OV}^2$

which yields $V_{ov} = 1 \text{ V}$, and thus,

$$V_{GS} = V_i + V_{OV} = 1 + 1 = 2 \text{ V}$$

Now, since $V_S = +5 \text{ V}$, V_G must be

$$V_G = V_S + V_{GS} = 5 + 2 = 7 \text{ V}$$

To establish this voltage at the gate we may select $R_{\perp} = 8 \text{ M}\Omega$ and $R_{\parallel} = 7 \text{ M}\Omega$. The final circuit is shown in Fig. 5.53. Observe that the dc voltage at the drain (+10 V) allows for a positive signal swing of +5 V (i.e., up to $V_{t,t}$) and a negative signal swing of $4.7 \text{ [i.e., down to (i.e., V_t)]}$




Figure 5.53 Circuit for Example 5.12.

If the NMOS transistor is replaced with another having 1 = 1.5 V, the new value of 1 can be found as follows:

$$I_D = \frac{1}{2} \times 1 \times (V_{GS} - 1.5)^2 \tag{5.94}$$

$$V_G = V_{GS} + I_D R_S$$

$$7 = V_{GS} + 10I_D \tag{5.95}$$

Solving Eqs. (5.94) and (5.95) together yields

$$I_D = 0.455 \, \text{mA}$$

Thus the change in I_0 is

$$\Delta I_D = 0.455 - 0.5 = -0.045 \,\mathrm{mA}$$

which is
$$\frac{0.045}{0.5} \times 100 = -9\%$$
 change.

- 5.33 Consider the MOSFET in Example 5.12 when fixed 3 bias is used. Find the required value of V to establish a de bias current L=0.5 mA. Recall that the device parameters are L=1 V, L=1I mA V, and $\lambda = 0$. What is the percentage change in I, obtained when the transistor is replaced with another having $V_i = 1.5 \text{ V}$? Ans. $V_{cs} = 2 \text{ V}; -75\%$
- **D5.34** Design the circuit of Fig. 5.52(e) to operate at a dc drain current of 0.5 mA and $V = \pm 2.V$. Let J 1 V x/H / + 1 m x V2 \lambda = 0, 1 = 1 = 5 V | Lise standard 5% resistor values (see Appendix G), and give the resulting values of I_D , V_D , and V_S Ans. $R_1 = 6.2 \text{ k}\Omega$, I = 0.49 mA, I = 1.96 V, and I = +1.96 V R can be selected in the range of I M Ω to 10 M Ω .

5.7.3 Biasing Using a Drain-to-Gate Feedback Resistor

A simple and effective discrete-circuit busing arrangement utilizing a feedback resistor connected between the drain and the gate is shown in Fig. 5.54. Here the large feedback resistance R_i (usually in the megohin range) forces the devoltage at the gate to be equal to that at the drain (because $I_0 = 0$). Thus we can write

$$V_{GS} = V_{DS} = V_{DD} - R_D I_D$$

which can be rewritten in the form

$$V_{DD} = V_{GS} + R_D I_D \tag{5.96}$$

which is identical in form to Eq. (5.93), which describes the operation of the bias scheme discussed above [that in Fig. 5.52(a)]. Thus, here too, if I for some reason changes, say increases, then Eq. (5.96) indicates that I must decrease. The decrease in I in turn causes a decrease in I, a change that is opposite in direction to the one originally assumed thus the negative feedback or degeneration provided by R works to keep the value of I as constant as possible.

The circuit of Fig. 5.54 can be utilized as an amplifier by applying the input voltage signator to the gate via a coupling capacitor so as not to disturb the do bias conditions already established. The amplified output signal at the drain can be coupled to another part of the circuit again via a capacitor. We have considered such an amplifier circuit in Section 5.5 (Fxample 5.10).




Figure 5.54. Busing the MONFET using a large drain-to-gate teedback resistance. R

SYFRAGE

D5-35 Design the circuit in Fig. 5.54 to operate at a dc drain current of 0.5 m.A. Assume $V_0 = V_0$ and $V_0 = V_0$ and

5 7.4 Brasing Using a Constant-Current Source

The most effective scheme for biasing a MOSFET amplitier is that using a constant-current source. Figure 5.55(a) shows such an arrangement applied to a discrete MOSFET. Here R (usually in the megohim range) establishes a de ground at the gate and presents a large resistance to an input signal source that can be capacitively coupled to the gate. Resistor R establishes an appropriate de voltage at the drain to allow for the required output signal swing while ensuring that the transistor always remains in the saturation region.




Figure 5.55 (a) Biasing the MOSEET using a constant current source / (b) Implementation of the constant-current source / using a current mirror.

A circuit for implementing the constant-current source I is shown in Fig. 5.55(b). The heart of the circuit is transistor Q, whose drain is shorted to its gate, and thus is operating in the saturation region, such that

$$I_{D1} = \frac{1}{2} k_n' \left(\frac{W}{L} \right)_t (V_{GS} - V_t)^2$$
 (5.97)

where we have reglected channel-length modulation (i.e., assumed $\lambda \approx 0$). The drain current of Q is supplied by T_{ij} , through resistor R. Since the gate currents are zero.

$$I_{D1} = I_{REF} = \frac{V_{DD} + V_{SS} - V_{GS}}{R}$$
 (5.98)

where the current through R is considered to be the reference varient of the current source and is denoted I_{k+1} . Given the parameter values of Q and a desired value for I_k . Eqs. (5.97) and (5.98) can be used to determine the value of R. Now consider transistor Q. It has the same I_k as Q_1 , thus if we assume that it is operating in saturation, its drain current, which is the desired current I of the current source, will be

$$I = I_{D2} = \frac{1}{2} k_n' \left(\frac{W}{L} \right) (V_{GS} - V_t)^2$$
 (5.99)

where we have neglected channel-length modulation. Equations (5.98) and (5.99) enable us to relate the current I to the reference current I_{REE} .

$$I = I_{REF} \frac{(W/L)_2}{(W/L)_1}$$
 (5.100)

Thus I is related to I_{port} by the ratio of the aspect ratios of Q_t and Q_t . This circuit, known as a current mirror, is very popular in the design of IC MOS amplitiers and will be studied in great detail in Chapter 7.

EXERCIS:

D5 36 Using two transistors Q and Q having equal lengths but widths related by $W_2/W_1 = 5$, design the circuit of Fig. 5.55(b) to obtain I = 0.5 mA. Let V = -4 = 5 V, $A_1^*(W - L)_1 = 0.8$ mA, $V_1 = 1$ V, and $A_2 = 0$. Find the required value for R. What is the voltage at the gates of Q and Q_2^* . What is the lowest voltage allowed at the drain of Q, while Q remains in the saturation region.

Ans. 85 kΩ; -3.5 V; -4.5 V

5.7.5 A Final Remark

The bias circuits studied in this section are intended for discrete-circuit applications. The only exception is the current mirror circuit of Fig. 5.55(b) which, as mentioned above, is extensively used in IC design. Bias arrangements for IC MOS amplifiers wibe studied in Chapter 7.

5.8 Discrete-Circuit MOS Amplifiers

With our study of MOS amplifier basics complete, we now put everything together by presenting practical circuits for discrete-circuit amplifiers. These circuits, which utilize the amplifier configurations studied in Section 5.6 and one of the biasing methods of Section 5.7, can be assembled using off the-shelf discrete transistors, resistors, and capacitors. Though practical and carefully selected to illustrate some important points, the circuits presented in this section should be regarded only as examples of discrete-circuit MOS amplifiers. Indeed there is a great variety of such circuits, a number of which are explored in the end of-chapter problems. We should, however, caution the reader that MOS trainsistors are primarily used in integrated circuit design, as we shall see in Chapter 7 and beyond.


In this section we present a series of exercise problems. Exercises 5/37 to 5/41, that are carefully designed to illustrate important aspects of the amplifier circuits studied. These exercises are also intended to enable the reader to see more clearly the differences between the various circuit configurations. We strongly urge the reader to solve these exercises. As usual the answers are provided.

5.8.1 The Basic Structure

Figure 5.56 shows the basic circuit we shall utilize to implement the various configurations of discrete-circuit MOS amplifiers. Among the various schemes for biasing MOS amplifiers (Section 5.7), we have selected, for both its effectiveness and its simplicity, the one employing constant-current biasing. Figure 5.56 indicates the dc current and the dc voltages resulting at various nodes.

5.37 Consider the circuit of Fig. 5.56 for the case $V_A = V_A = 10 \text{ V}$, I = 0.5 mA, $R = 4.7 \text{ M}\Omega$, $R_A = 15.00 \text{ mA}$ ks2, V = 1.5 V, and V = 1 mA V. Find V_1 , V_2 , and V_3 Also, calculate the values of g and r, assuming that $V_{c} = 75 \text{ V}$. What is the maximum possible signal swing at the drain for which the MOSFET remains in saturation?

Ans See Fig. I.S. 37, without taking into account the signal swing at the gate, the drain can swing to -1.5 V, a negative signal swing of 4 V







Figure E5.37



5.8.2 The Common-Source (CS) Amplifier

As mentioned in Section 5.6, the common-source (CS) configuration is the most widely is a of all MOSEET amplifier circusts. A common-source amplifier realized using the circust of Fig. 5.56 is shown in Fig. 5.57(a). Observe that to establish a signal ground, or an ac ground as it is sometimes called at the source, we have connected a large capacitor, (), between the source and ground. This capacitor asually in the nincrotarad range, is required to provide a very small impedance (ideally zero impedance i.e., in effect, a short circuit) at all signa, frequencies of interest. In this way, the signal current passes through () to ground and thus by passes the output resistance of current source I (and any other circuit component that might be connected to the MOSELI source), hence () is called a bypass capacitor. Obviously the lower the signal frequency, the sess effective the bypass capacitor becomes. This issue wil he studied in Section 9.1. For our purposes here we shall assume that () is acting as a perfect short circuit and thus is establishing a zero signal voltage at the MOSEFT source

In order not to disturb the dc bias current and voltages, the signal to be ampufied shown as yellinge source γ with an internal resistance R_{γ} , is connected to the gate through a large capacitor () Capacitor (), known as a coupling capacitor, is required to act as a perfect short circuit at all signal frequencies of interest while blocking do. Here again, we note that as the signal frequency is lowered, the impedance of C., the . 1 700, 1 w.l. increase and its effectiveness as a coupling capacitor will be correspondingly reduced. His problem too will be considered in Section 9.1 when the dependence of the amplifier operator on frequency is studied. For our purposes here we shall assume the its acting as a perfect short circuit as far as the signal is concerned. Before leaving C., we should point out that when the signal source can provide an appropriate do path to ground, the gate can be connected directly to the signal source and both R_o and C_{c1} can be dispensed with.

The voltage signal resulting at the drain is coupled to the load resistance R -via another coupling capacitor (- We shall assume that (- acts as a perfect short circuit at all signafrequencies of interest and thus that the output voltage π . Note that R can be either at actual load resistor, to which the amplifier is required to provide its output voltage signal, or it can be the input resistance of another amplifier stage in cases where more than one stage. I amplification is needed. (We will study multistage amplifiers in Chapter 8.)



Figure 5.56 Basic structure of the circuit used 6 realize single-stage, discrete-circuit MOS amplific configurations.




Figure 5.57 (a) Common-source amplifier based on the circuit of Fig. 5.56. (b) Equivalent circuit of the amplifier for small-signal analysis.

To determine the terminal characteristics of the CS amplifier—that is, its input resistance. voltage gain, and output resistance - we replace the MOSEET with its small-signal model The resulting circuit is shown in Fig. 5.57(b).

We observe that the only difference between this circuit and the stripped-down version stadied it Section 5.6.3 (Fig. 5.45) is that here we have the bias resistance $R_{\rm c}$ Since $R_{\rm c}$ appears across the input terminals of the amplifier, the input resistance will no longer be infinite, rather

$$R_{\rm in} = R_G$$

To keep R_n high, a large value of R_n (in the megohin range) is usually selected. The finite $R_{\rm in}$ will affect the overall voltage gain $G_{\rm o}$ which becomes

$$G_{o} = -\frac{R_{G}}{R_{C} + R_{cor}} g_{m}(R_{D} || R_{L} || r_{o})$$
 (5.101)

Finally, to encourage the reader to do the analysis directly on the circuit diagram, with the MOSELT model used implicitly, we show some of the analysis on the circuit in Fig. 5.57(a)

CYERCISE

5.38 Consider a CS amplifier based on the circuit analyzed in Exercise 5.37. Specifically, teter to the results of that exercise shown in 1 g 15.37. Find R = 1 and R = both without and with relation into account. Then calculate the overall voltage gain G = with relation into account, for the case into account. Then calculate the overall voltage gain G = with relation into account, for the case into account. Then calculate the overall voltage gain G = with relation into account, for the case into account. Then calculate the overall voltage gain G = with relation into account, for the case into account. Then calculate the overall voltage gain G = with relation into account, for the case into account. Then calculate the overall voltage gain G = with relation into account, for the case into account. Then calculate the overall voltage gain G = with relation into account, for the case into account. Then calculate the overall voltage gain G = with relation into account, for the case into account. Then calculate the overall voltage gain G = with relation into account, for the case into account. Then calculate the overall voltage gain G = with relation into account, for the case into account. Then calculate the overall voltage gain G = with relation into account, for the case into account relation. The calculate into account relation into account, for the case into account relation into account. The case into account relation into account relation into account relation.

5.8.3 The Common-Source Amplifier with a Source Resistance

As demonstrated in Section 5.6.4 a number of beneficial results can be obtained by connecting a resistance R in the source lead of the transistor in the CS amplifier. This is shown in Fig. 5.58(a), where R is, of coarse unbypassed. Figure 5.58(b) shows the small-signal equivalent circuit model. Observe that the only difference between this circuit and the simplified version studied in Section 5.6.4 is the bias resistance R—that appears across the input terminals and makes R, finite. This will an turn affect the overal, voltage gain G, which becomes

$$C_{T} = \frac{R_{G}}{R_{c} + R_{soc}} \frac{\|R_{D}\| \|R_{L}\|}{|\mathcal{L}| + R}$$
 (5.102)

Finally, note that much of the analysis is shown both on the actual circuit in Fig. 5.58(a) and on the equivalent circuit in Fig. 5.58(b).

EXERCISE

5.39 In Exercise 5.38 we applied an input signal of 0.4 V peak-to-peak, which resulted in an output signal of the CS amplifier of 2.8 V peak to peak. Assume that for some reason we now have an input signal three times as large as before (e = 2 V p-p) and that we wish to modify the circuit to keep the output signal level unchanged. What value should we use for R_i?
Ans. 2.15 kΩ

5.8.4 The Common-Gate (CG) Amplifier

Figure § 59(a) shows a CG amplifier obtained from the circuit of Fig. § 56. Observe that since both the dc and ac voltages at the gate are to be zero, we have connected the gate directly be ground, thus eliminating resistor R_0 altogether. Coupling capacitors C_0 and C_0 perform still lar functions to those in the C_0 circuit

The small-signal, equivalent circuit model of the CG amplifier is shown in Fig. 5.59,6. We note that this circuit is identical to the equivalent circuit of the stripped-down version of the CG amplifier in Fig. 5.48(b). Thus the analysis performed and the results obtained in Section 5.6.5 apply directly here. A substantial portion of the analysis is also shown in Fig. 5.59.




Figure 5.58 (a) Common source in plates with a resistance R in the source lead (b) S will stend convalent circuit with r_n neglected.




Figure 5.59 (a) A common state amplifier based on the circuit of Fig. 5.56. (b) A small-signal equivaen circuit of the amplifier in (a).

EXERCISE

Consider a CG amplifier designed using the circuit of Fig. 5.56, which is analyzed in Exercise 5.37 with the analysis results displayed in Fig. E.5.37. Note that $g_m = 1$ mA. V and $R_{\perp} = 15$ k Ω . Find $R_{\perp}, R_{\perp} + 1.1$ and G for $R_{\perp} = 15$ k Ω and $R_{\perp} = 50$ Ω . What will the overall voltage gain become for $R_{\text{sig}} = 1$ k Ω ? 10 k Ω ? 100 k Ω ?

Ans 1 kΩ 15 kΩ +15 V V +25 V V. +7 I V V. +3 75 V V. 068 V V. 007 V V

321

5.8.5 The Source Follower

Figure 5.60(a) shows a common-drain amplifier based on the circuit of Fig. 5.56. Since the drain is to function as a signal ground, there is no need for resistor R, and it has therefore been climinated. The input signal is coupled via capacitor (— to the MOSFLT gate, and the output signal at the MOSFLT source is coupled via capacitor (— to a load resistor R).

Replacing the MOSELL with its L model results in the equivalent circuit in Fig. 8.60(b). We note that the only difference between this circuit and that in Fig. 8.50(b) is the bias resistance R—that appears across the input terminals. Thus, here too, the input resistance will no longer be infinite and the overall voltage gain will become

$$G_v = \frac{R_G}{R_G + R_{sig}} \frac{(R_L || r_o)}{(R_L || r_o) + 1/g_m}$$
 (5.103)




Figure 5.60 (a) A source follower implifier (b) Small social sensule a creation of

PYENCISE

5.41 Consider a source follower such as that in Fig. 5.60(a) designed on the basis of the circuit of Fig. 5.56, the results of whose analysis are displayed in Fig. E5.37. Specifically, note that $g_m = 1 \text{ m/s} \setminus \text{ and } r = 150 \text{ k}\Omega$ Let $R_m = 1 \text{ M}\Omega$ and $R_m = 15 \text{ k}\Omega$. (a) Find $R_m \in A_m \in A_m$, and R_m without and with r_m taken into account. (b) Find the overall small-signal voltage gain G_m with r_m taken into account.

Ans. (a) $R_{ia} = 4.7 \text{ M}\Omega$; $A_{va} = 1 \text{ V/V}$ (without r_o), 0.993 V/V (with r_o); $A_v = 0.938$ (without r_o), 0.932 V (with r_o); $R_o = 1 \text{ k}\Omega$ (without r_o), 0.993 k Ω (with r_o); (b) 0.768 V/V

5 8 6 The Amplifier Frequency Response

Thus far, we have assumed that the gain of MOS ampatiers is constant, independent of the frequency of the input signal. This would imply that MOS amplifiers have infinite band width, which of course is not trae. To illustrate, we show in Fig. 5.61 a sketch of the machitude of the gain of a common-source amplifier versus frequency. Observe that there indeed a wide frequency range over which the gain remains almost constant. This obviously is the useful frequency range of operation for the particular amplifier. Thus far we have been assuming that our ampatiers are operating in this frequency band, called the midband.

Figure 5.61 indicates that at lower frequencies, the magnitude of amplifier gain lats at This is because the coupling and bypass capacitors no longer have low impedances. Recal that we assumed that their impedances were small enough to act as short circuits. Although this can be true at midband frequencies, as the frequency of the input signal is lowered the reactance 1.700 of each of these capacitors becomes significant, and it can be shown that this results in the overall voltage gain of the amplifier decreasing.

Figure 5.61 indicates also that the gain of the amplifier falls off at the high-frequency end. This is due to the internal capacitive effects in the MOSELT. We have had a brief minduction to such capacitive effects in our study of the pri junction in Chapter 3. In Chapter, we shall study the internal capacitive effects of the MOSELT and will augment the hybric model with capacitances that model these effects.

We will undertake a detailed study of the frequency response of MOS amphibers.) Chapter 9. For the time being however, it is important for the reader to realize that for exp. MOS amphiber there is a finite band over which the gain is almost constant. The boundarie of this useful frequency band or midband, are the two frequencies f and f_H , at which its gain drops by a certain number of decibels (usually 3 dB) below its value at midband is indicated in Fig. 5.61, the amplifier bandwidth, or 3-dB bandwidth, is defined as the d lid ence between the lower (f_L) and the upper or higher (f_H) 3-dB frequencies:

$$BW = f_H - f_L \tag{5.104}$$

and since usually $f_L \ll f_H$.

$$BW \simeq f_H \tag{5.105}$$




Figure 5.61. A sketch of the frequency response of a CS araplifier defineating the three requency banes of interest.

A figure of merit for the amplifier is its gain bandwidtle product, defined as

$$GB = |A_M|BW ag{5.106}$$

where ${}^{\prime}I_{M}$ is the magnitude of the amplifier gain in the midband. It will be seen in Chipter 9 that in amplifier design it is usually possible to trade off gain for bandwidth. One way to accomplish this, for instance, is by including resistance R in the source of the CS amplifier.

5.9 The Body Effect and Other Topics¹¹



In this section we briefly consider a number of important though secondary issues

5.9.1 The Role of the Substrate—The Body Effect

In mary applications the source terminal is connected to the substrate (or body) terminal B, which results in the pro-unction between the substrate and the induced channel (review Fig. 5.5) having a constant zero (cutoff) bias. In such a case the substrate does not play any role in circuit operation and its existence can be ignored altogether.

In integrated circuits, however, the substrate is usually common to many MOS transistors. In order to maintain the catoff condition for all the substrate-to-channel practions, the substrate is usually connected to the most negative power supply in an NMOS circuit (the most positive in a PMOS circuit). The resulting reverse-bias voltage between source and hody (1), in an *n*-channel device) will have an effect on device operation. To appreciate this fact, consider an NMOS transistor and let its substrate be made negative relative to the

This section can be omitted in a first reading with little or no loss of continuity. Some of this material, however, will be required for the study of digital circuits in Chapter 13.

0

source. The reverse-bias voltage will widen the depletion region (refer to Fig. 5.2). This is turn reduces the channel depth. To return the channel to its former state, that to be increased.

The effect of V_{SB} on the channel can be most conveniently represented as a change in the threshold voltage V_s . Specifically, it has been shown that increasing the reverse substrate h_{Id} , threshold voltage V_{SB} results in an increase in V_s according to the relationship

$$V_{t} = V_{t0} + \gamma \left[\sqrt{2\phi_{f} + V_{SB}} - \sqrt{2\phi_{f}} \right]$$
 (5 lot,

where V_{ij} is the threshold voltage for $V_{ij} = 0$, ϕ is a physical parameter with (20) typicals 0.6 V; γ is a fabrication-process parameter given by

$$\gamma = \frac{\sqrt{2qN_1 \mathcal{E}}}{C_{on}}$$
 (5.1.8)

where q is the electron charge (1.6 × 10° °C). V, is the doping concentration of the p-type substrate, and ε is the permittivity of silicon (11.7 ε = 14.7 × 8.854 × 10° ° = 1.04 × 10° F cm. The parameter γ has the dimension of N and is typically 0.4 N = Finally, note that Eq. (5.10°) applies equally well for p-channel devices with N, replaced by the reverse has of the substrate, N (or, alternatively, replace N, by N, and note that γ is negative N in evaluating γ , N, must be replaced with N, the doping concentration of the n well s which the PMOS is formed. For p-channel devices, 2ϕ , is typically 0.75 N, and γ is typically -0.5 N.

5.42 An NMOS transistor has $I_n = 0.8 \text{ V}$, 20 = 0.7 V, and j = 0.4 V. Find I when $I_n = 3 \text{ V}$. Ans. 1.23 V

Equation (5.10%) indicates that an incremental change in V_R gives rise to an incremental change in V_R gi

5.9.2 Modeling the Body Effect

As mentioned above the body effect occurs in a MOSEFT when the source is not tied to be substrate (which is always connected to the most negative power supply in the integrald eircuit for n channel devices and to the most positive for p channel devices). Thus the sinstrate (body) will be at signal ground, but since the source is not, a signal voltage + develops between the body (B) and the source (S). The substrate then acts as a "second gate" of backgate for the MOSELT. Thus the signal + gives rise to a drain-current component, which we shall write as z_{+} —where z_{-} is the body transconductance, defined as

$$g_{mb} = \frac{\partial i_D}{\partial v_{BS}} \Big|_{\substack{v_{OS} = \text{ constant} \\ v_{DS} = \text{ constant}}}$$
 (5.109)

Recalling that i_D depends on v_{BS} through the dependence of V_i on V_{BS} , we can show that




Figure 5.62. Small signal equivalent-circuit model of a MOSI [1] in which the source is not connected to the body.

$$g_{mb} = \chi g_m \tag{5.110}$$

where

$$\chi = \frac{\partial V_i}{\partial V_{SB}} = \frac{\gamma}{2\sqrt{2\phi_i + V_{SB}}} \tag{5.111}$$

Typically the value of χ lies in the range 0.1 to 0.3.

Figure 5.62 shows the MOSEET model augmented to include the controlled source go, that models the body effect Ideally, this is the model to be used whenever the source is not connected to the substrate. It has been found, however, that except in some very particular situations, the pody effect can generally be ignored in the mitial, pencil-and-paper design of MOSEET amplifiers.

Finally, although the analysis above was performed on a NMOS transistor, the results and the equivalent circuit of Fig. 5.62 apply equally well to PMOS transistors, except for using $|V_{ij}, V_{ij}| = |V_{ij}, V_{ij}|$, and $|\lambda|$ and replacing $|\lambda'|$ with $|\lambda'|$ in the appropriate formula

5.9.3 Temperature Effects

Both r and k' are temperature sensitive. The magnitude of k decreases by about 2 mV for every 1. Crise in temperature. This decrease in k gives rise to a corresponding increase in drain current as temperature is increased. However, because k' decreases with temperature and its effect is a dominant one, the overall observed effect of a temperature increase is a decrease in drain current. This very interesting result is put to use in applying the MOSEET in power circuits (Chapter 11).

5.9.4 Breakdown and Input Protection

As the voltage on the drain is increased, a value is reached at which the pn junction between the drain region and substrate saffers avalanche breakdown (see Section 3.5.3). This breakdown usually occurs at voltages of 20 V to 150 V and results in a somewhat rapid increase in current (known as a weak avalanche).

Another breakdown effect that occurs at lower voltages (about 20 V) in modern devices is called punch-through. It occurs in devices with relatively short channels when the drip voltage is increased to the point that the depletion region surrounding the drain region extends through the channel to the source. The drain current then increases rapidly. Normally, parch through does not result in permanent damage to the device

Yet another kind of breakdown occurs when the gate-to-source voltage exceeds about 30 V. This is the breakdown of the gate oxide and results in permanent damage to tre device. Although 30 V may seem high, it must be remembered that the MOSIEI has very high input resistance, and a very small input capacitance, and thus small amounts of static charge accumulating on the gate capacitor can cause its breakdown voltage to be exceeded.

To prevent the accumulation of static charge on the gate capacitor of a MOSFLE size protection devices are usually included at the input terminals of MOS integrated circuits in protection mechanism invariably makes use of clamping diodes

5.9.5 Velocity Saturation

 $L \le 0.25 \,\mu\text{m}$) CMOS digital circuits.

At high longitudinal electric fields, the drift velocity of charge carriers in the channel reaches an upper limit (approximate v. 10) cm/s for electrons and holes in silicont 11-s effect, which in modern very short channel devices can occur for allower than I.V., called velocity saturation. It can be shown be that when velocity saturation occurs, the cur rent it will no longer be related to a by the square- aw relationship. Rather, it becomes in early dependent on and the transcorduct mee gabecomes constant and independent i In Chapter 13, we shall consider velocity saturation in our study of deep subinicron at

5.9.6 The Depletion-Type MOSFET

We conclude this section with a brief discussion of another type of MOSFLT, the depotion type MOSFET. Its structure is similar to that of the enhancement-type MOSFET with one important difference. The depiction MOSELL has a physically impanted channel. Thus an it channel depletion type MOSIT I has an it type selicon region on necting the n-source and the n-drain regions at the top of the p-type substrate. Thus the voltage supplied between drim and source a current reflows for continuous words, there is no need to induce a channel unlike the case of the enhancement MOSELI

The channel depth and hence its conductivity can be controlled by an exactly by same manner as in the enhancement type device. Applying a positive — enhances the clarnel by attracting more electrons into it. Here, nowever, we also can apply a negative which causes ejectrons to be repealed from the channel, and thus the channel becomes shalower and its conductivity decreases. The negative is said to deplete the channel of h charge carriers, and this mode of operation (negative) is called depletion mode. As the magnitude of its increased in the negative direction, a value is reached at which the clanel is complete y depleted of charge carriers and r_i is reduced to zero even though r_{ij} may be still applied. This negative value of $\frac{1}{2}$ is the threshold voltage of the n channel dependent type MOSELT

The description above suggests (correctly) that a depletion type MOSTET can be over ated if the enhancement mode by applying a positive v_{GS} and in the depletion mode in

This is illustrated in Eg. 5.63, which shows both the circuit symbol. applying a negative for the depletion NMOS transistor (Fig. 5.63a) and its i characteristic. Observe that here the threshold voltage 1 is negative. The characteristics (not shown) are similar to those for the enhancement type MCSLET except for the negative 1. Finally, note that the device symbol denotes the existing channel via the shaded area next to the vertical line

Depletion-type MOSEL Is can be labricated on the same IC chip as enhancement type devices, resulting in circuits with improved characteristics, as will be shown in a later chapter.




Figure 5.63 The circum symbol are not the ______ ch racteristic in saturation. https://www.banact depletion-type MOSFET

5.43 For a deple to 1-type NMOS transistor with T = 2N and $r \le W/T = 2$ m N/T^2 find the minimum of in?

Ans. 3 V; 9 mA

Summary

- widely used semiconductor device. It is the basis of CMOS technology, which is the most popular IC fabrication technology at this time. CMOS provides both n-channel (NMOS) and p-channel (PMOS) transistors, which increases design flexibility. The minimum MOS-FET channel length achievable with a given CMOS process is used to characterize the process. This figure has been continually reduced and is currently 45 nm
- The overdrive voltage, $|v_{OI}| \equiv |v_{OS}| |V_I|$, is the key quantity that governs the operation of the MOSFET For the MOSFET to operate in the saturation region, which is the region for amplifier application, $|v_{DS}| \ge |v_{OI}|$, and the resulting $i_D = \frac{1}{2}\mu_n C_{ax}(W/L)v_{OI}^2$ (for NMOS: replace μ_n with μ_p for PMOS). If $|v_{DS}| < |v_{OI}|$, the MOSFET operates in the triode region, which together with cutoff is used for operating the MOSFET as a switch.
- Tables 5.1 and 5.2 provide summaries of the conditions and relationships that describe the operation of NMOS and PMOS transistors, respectively
- In saturation, i_D shows some linear dependence on v_{DS} as a result of the change in channel length. This channel-length modulation phenomenon becomes more pronounced as L decreases. It is modeled by ascribing an output resistance $r_o = |V_A|/I_D$ to the MOSFET model Although the effect of r_o on the operation of discrete-circuit MOS amplifiers is small, that is not the case in IC amplifiers (Chapter 7).
- The essence of the use of the MOSFET as an amplifier is that in saturation v_{GS} controls v_D in the manner of a voltage-controlled current source. When the device is dc biased in the saturation region and the signal v_g , is kept small, the operation of the MOSFET becomes almost linear
- A systematic procedure to analyze a MOS amplifier circuit consists of replacing the MOSFET with one of its small-signal, equivalent-circuit models (Refer to Table 5.3) DC voltage sources are replaced by short circuits, and dc current sources by open circuits. The analysis is then performed on the resulting equivalent circuit.

- In cases where a resistance is connected in series with the source lead of the MOSFET, the T model is the mast convenient to use.
- The three basic configurations of MOS amplifiers are shown in Fig. 5.43 (without the bias arrangements). Their characteristic parameter values are provided a Table 5.4.
- The CS amplifier has (ideally) infinite input resistant, and a reasonably high gain but a rather high output resistance and a limited high-frequency response. It is used to obtain most of the gain in a cascade amplifier
- Adding a resistance R_t in the source lead of the $t \times m_t$ pliffer can lead to beneficial results.
- The CG amplifier has a low input resistance and thus it alone has limited and specialized applications, floweer, its excellent high-frequency response makes it it tractive in combination with the CS amplifier (Chaper 7 and 9)
- The source follower has (ideally) infinite input its tance, a voltage gain lower than but close to unity indlow output resistance. It is employed as a voltage but, and as the output stage of a multistage amplifier
- A key step in the design of transistor amplifiers is the the transistor to operate at an appropriate point in the situration region. A good bias design ensures that the partieters of the bias point, I_D , V_{cit} , and V_{DS} , are predictable stable, and do not vary by a large amount when the transistor is replaced by another of the same type
- As evidenced by the example circuits given in Scott
 5.8, discrete-circuit MOS amplifiers utilize lines or pling and bypass capacitors. As will be seen in Capital this is not the case in IC amplifiers.
- The depletion-type MOSFET has an implanted the nel and thus can be operated in either the deplet over enhancement modes. It is characterized by the second equations used for the enhancement device except or having a negative V, (positive V, for deplet on PMOS transistors).

Computer Simulation Problems

Problems identified by this icon are intended to demonstrate the value of using SPICE simulation to verify hand analysis and design, and to investigate important issues such as silowable signal swing and amplifier nonlinear distortion. Instructions to assist in setting up PSpice and Multisim simulations for all the indicated problems can be found in the corresponding files on the disc. Note that if a particular parameter value is not specified in the problem statement, you are to make a reasonable assumption.

 difficult problem, ** more difficult; *** very challenging and or time-consuming; D: design problem.

Section 5.1: Device Structure and Physical Operation

- 5.1 MOS technology is used to fabricate a capacitor, utilizing the gate metallization and the substrate as the capacitor electrodes. Find the area required per 1-ph capacitance for oxide thickness ranging from 2 nm to 10 nm. For a square plate capacitor of 10 pF, what dimensions are needed?
- 5.2 Calculate the total charge stored in the channel of an NMOS transistor having $C_{ox} = 6$ fF/ μ m², L = 0.25 μ m, and W = 2.5 μ m, and operated at $V_{Ox} = 0.5$ V and $V_{Ox} = 0$ V.
- 5.3 Use dimensional analysis to show that the units of the process transconductance parameter k'_n are A/V^2 . What are the dimensions of the MOSFET transconductance parameter k_n ?
- 5.4 An NMOS transistor that is operated with a small v_{DS} is found to exhibit a resistance r_{DS} . By what factor will r_{DS} change in each of the following situations?
- (a) V_0 , is doubled
- (b) The device is replaced with another fabricated in the same technology but with double the width.
- (c) The device is replaced with another fabricated in the same technology but with both the width and length doubled.
- (d) The device is replaced with another fabricated in a more advanced technology for which the oxide thickness is halved and similarly for W and L (assume μ , remains unchanged).
- **D 5.5** An NMOS transistor fabricated in a technology for which $k_n' = 400 \, \mu \text{A/V}^2$ and $V_r = 0.4 \, \text{V}$ is required to operate with a small v_{DS} as a variable resistor ranging in value from $200 \, \Omega$ to $1 \, \text{k} \Omega$. Specify the range required for the control voltage V_{GS} and the required transistor width W. It is required to use the smallest possible device, as limited by the minimum channel length of this technology ($L_{\min} = 0.18 \, \mu \text{m}$) and the maximum allowed voltage of $1.8 \, \text{V}$.
- 5.6 Sketch a set of $t_D = v_{DS}$ characteristic curves for an NMOS transistor operating with a small $\frac{1}{2}$ (in the manner shown in Fig. 5.4) Let the MOSFET have $k_n = 5 \text{ mA/V}^2$

- and $V_c = 0.5$ V. Sketch and clearly label the graphs for $V_{GS} = 0.5$, 1.0, 1.5, 2.0, and 2.5 V. Let V_{DS} be in the range 0 to 50 mV. Give the value of r_{DS} obtained for each of the five values of V_{GS} . Although only a sketch, your diagram should be drawn to scale as much as possible.
- **O 5.7** An *n*-channel MOS device in a technology for which oxide thickness is 20 nm, minimum channel length is 1 μ m, $k'_{\star} = 100 \, \mu$ A/V², and $V_{\star} = 0.8 \, \text{V}$ operates in the throate region, with small v_{th} and with the gate-source voltage in the range 0 V to +5 V. What device width is needed to ensure that the minimum available resistance is 1 kΩ?
- 5.8 Consider an NMOS transistor operating in the triode region with an overdrive voltage V_{OF} . Find an expression for the incremental resistance

$$|t_{\alpha}| = 1 / \frac{\partial t_{\alpha}}{\partial x_{\alpha}} =$$

Give the values of r_{ds} in terms of k_n and V_{OI} for $V_{OS} = 0$, $0.5 V_{OV}$, $0.8 V_{OV}$, and V_{OV} .

- **5.9** An NMOS transistor with $k_n = 1 \text{ mA/V}^2$ and $V_r = 1 \text{ V}$ is operated with $V_{GS} = 2.5 \text{ V}$. At what value of V_{DS} does the transistor enter the saturation region? What value of I_D is obtained in saturation?
- 5.10 Consider a CMOS process for which $L_{min} = 0.25 \mu m$. $t_m = 6 \text{ nm}$, $\mu_n = 460 \text{ cm}^2/\text{V} \cdot \text{s}$, and $V_i = 0.5 \text{ V}$.
- (a) Find C_{n} and k'_{n}
- (b) For an NMOS transistor with $W/I=15~\mu m/0.25~\mu m$, calculate the values of V_m , V_{cs} , and V_{nsmo} needed to operate the transistor in the saturation region with a dc current $I_0=0.8$ mA
- (c) For the device in (b), find the value of V_{OI} and V_{GS} required to cause the device to operate as a 500- Ω resistor for very small v_{DS} .
- **5.11** A p-channel MOSFET with a threshold voltage $V_{rp} = -0.7$ V has its source connected to ground.
- (a) What should the gate voltage be for the device to operate with an overdrive voltage of $|V_{OL}| = 0.5 \text{ V}$?
- (b) With the gate voltage as in (b), what is the highest voltage allowed at the drain while the device operates in the saturation region?
- (c) If the drain current obtained in (b) is 1 mA, what would the current be for $V_D = -10$ mV and for $V_D = -2$ V?
- 5.12 With the knowledge that $\mu_p = 0.4u_s$, what must be the relative width of n-channel and p-channel devices if they are to have equal drain currents when operated in the saturation mode with overdrive voltages of the same magnitude?

5.13 An *n*-channel device has $k_n' = 50 \, \mu \text{A/V}^2$, $V_i = 0.8 \, \text{V}$, and W/L = 20. The device is to operate as a switch for small v_{DS} , utilizing a control voltage v_{CS} in the range 0 V to 5 V. Find the switch closure resistance, r_{DS} and closure voltage, V_{DS} , obtained when $v_{CS} = 5 \, \text{V}$ and $i_D = 1 \, \text{mA}$. Recalling that $\mu_p = 0.4 \, \mu_n$, what must W/L be for a *p*-channel device that provides the same performance as the *n*-channel device in this application?

5.14 Consider an *n*-channel MOSFET with $t_{cr} = 9$ nm, $\mu_n = 500 \text{ cm}^2/\text{V} \cdot \text{s}$, $V_r = 0.7 \text{ V}$, and W/L = 10. Find the drain current in the following cases:

- (a) $v_{os} = 5 \text{ V}$ and $v_{os} = 1 \text{ V}$
- (b) = 2 V and = 13 V
- (c) $\epsilon = -5 \text{ V}$ and $\epsilon_{ij} = 0.2 \text{ V}$
- (d) . =: 5 V

°5.15 This problem illustrates the central point in the electronics revolution that has been in effect for the past four decades: By continually reducing the MOSFET size, we are able to pack more devices on an IC chip. Gordon Moore.

co-founder of Intel Corporation, predicted this expensional growth of chip-packing density very early in the history of the development of the integrated circuit in the formulation that has become known as Moore's law.

The table below shows four technology generation each characterized by the minimum possible MOSE channel length (row 1). In going from one generation to another, both L and t_{ox} are scaled by the same factor the power supply utilized V_{DD} is also scaled by the same factor to keep the magnitudes of all electrical fields within the device unchanged. Unfortunately, but for good teasons, cannot be scaled similarly.

Complete the table entries, noting that row S asks 1.6 the transconductance parameter of an NMOS transistor with WL = 10; row 9 asks for the value of I, obtained with $V_{GS} = V_{DS} = V_{DD}$; row 10 asks for the power $P = V_{DD}I_D$ dissipated in the circuit. An important quant's is the power density, P/A, asked for in row 11 i mally you are asked to find the number of transistors that can be placed on an IC chip fabricated in each of the technologies in terms of the number obtained with the 0.5- μ m technology (n)

	L (µm)	RS	45	0.18	4.) 3
2	t _{ox} (nm)	16			
3	C _{ох} (fF/µm²)				
4	$k'_n (\mu \Lambda N^2)$ $(\mu_n = 500 \text{ cm}^2/\text{V} \cdot \text{S})$				
`	$k_n \text{ (mA/V}^2)$ for $WL = 10$				
r1	Device area, A (µm²)				
_	$I_{T} = A_{T}$				
	1. (4)	1) *	0.5	. 4	0.4
ų.	$\begin{cases} I & \text{to } X \\ \text{For } Y_{i} & = Y_{ij}, = Y_{DD} \end{cases}$				
16	PitmWo				
1	Paur W pm 1				
17	Devices per chip	*1		-	

Section 5.2: Current-Voltage Characteristics

In the following problems, when λ is not specified, assume it is zero

5.16 Show that when channel-length modulation is neglected (i.e., $\lambda=0$), plotting ι_D/k_n versus v_{DS} for various values of v_{OV} , and plotting i_D/k_n versus v_{OV} for $v_{DS} \ge v_{OV}$, results in universal representation of the i_D-v_{DS} and ι_D-v_{GS} characteristics of the NMOS transistor. That is, the resulting graphs are both technology and device independent. Furthermore, these graphs apply equally well to the PMOS transistor by a simple relabeling of variables. (How?) What is the slope at $v_{DS}=0$ of each of the i_D/k_n versus v_{DS} graphs? For the i_D/k_n versus v_{OS} graph, find the slope at a point $v_{OV}=V_{OV}$.

5.17 An NMOS transistor having $V_i = 1$ V is operated in the triode region with v_{DS} small. With $V_{CS} = 1.5$ V, it is found to have a resistance r_{DS} of 1 k Ω . What value of V_{CS} is required to obtain $r_{DS} = 200 \ \Omega^{\circ}$. Find the corresponding resistance values obtained with a device having twice the value of W.

5.18 A particular enhancement MOSFET for which $V_i = 0.5$ V and $k_B'(W/L) = 0.1$ mA/V² is to be operated in the saturation region. If i_D is to be 12.5 μ A, find the required v_{DS} and the minimum required v_{DS} . Repeat for $i_D = 50 \mu$ A.

5.19 A particular *n*-channel enhancement MOSFET is measured to have a drain current of 0.4 mA at $V_{CS} = V_{DS} = 2 \text{ V}$ and of 0.1 mA at $V_{CS} = V_{DS} = 1.5 \text{ V}$. What are the values of k_n and V_r for this device?

D 5.20 For a particular IC-fabrication process, the transconductance parameter $k_n' = 400 \,\mu\text{A/V}^2$, and $V_i = 0.4 \,\text{V}$ In an application in which $v_{col} = v_{col} = V_{torphy} = 1.8 \,\text{V}$, a drain current of 2 mA is required of a device of minimum length of 0.18 μ m. What value of channel width must the design use?

5.21 An NMOS transistor, operating in the linear-resistance region with $v_{OS} = 0.1$ V, is found to conduct 60 μ A for $v_{GS} = 2$ V and 160 μ A for $v_{GS} = 4$ V. What is the apparent value of threshold voltage V_i ? If $k'_n = 50$ μ A/V², what is the device B'/L ratio? What current would you expect to flow with $v_{GS} = 3$ V and $v_{DS} = 0.15$ V? If the device is operated at $v_{GS} = 3$ V, at what value of v_{DS} will the drain end of the MOSFET channel just reach pinch-off, and what is the corresponding drain current?

5.22 For an NMOS transistor, for which $V_i = 0.5$ V, operating with v_{cs} in the range of 0.8 V to 1.8 V, what is the largest value of v_{cu} for which the channel remains continuous?

5.23 An NMOS transistor, fabricated with $W = 100 \, \mu \text{m}$ and $L = 5 \, \mu \text{m}$ in a technology for which $k_n' = 50 \, \mu \text{A/V}^2$ and $V_n = 1 \, \text{V}$, is to be operated at very low values of v_{DS} as a linear resistor. For v_{DS} varying from 1.1 V to 11 V, what range of tesistor values can be obtained? What is the available range if

(a) the device width is halved?

- (b) the device length is halved?
- (c) both the width and length are halved?

5.24 When the drain and gate of a MOSELL are connected together, a two terminal device known as a "diode-connected transistor" results. Figure P5.24 shows such devices obtained from MOS transistors of both polarities. Show that

(a) the i-v relationship is given by

$$i = \frac{1}{2}k'\frac{W}{L}(v - \left|V_{i}\right|)^{2}$$

(b) the incremental resistance r for a device biased to operate at $v = |V_i| + V_{OV}$ is given by

$$r = 1 / \left[\frac{\partial t}{\partial v} \right] = 1 / \left(k' \frac{W}{L} \right) ...$$




Figure P5.24

5.25 For the circuit in Fig. P5.25, sketch i_D versus v_S for v_S varying from 0 to V_{DD} . Clearly label your sketch.



Figure P5.25

5.26 For the circuit in Fig. P5.26, find an expression for v_{DS} in terms of i_D . Sketch and clearly label a graph for v_{DS} versus i_D .







Figure P5.26




Figure P5.28

*5.27 The table below lists 10 different cases labeled (a) to (j) for operating an NMOS transistor with $V_x = 1 \text{ V}$. In each case the voltages at the source, gate, and drain (relative to the circuit ground) are specified. You are required to complete the table entries. Note that if you encounter a case for which v_{DS} is negative, you should exchange the drain and source before solving the problem. You can do this become the MOSFET is a symmetric device.

- 5.28 The NMOS transistor in Fig. P5.28 has 1 na v and $k_n(W/L) = 1 \text{ mA/V}^2$. Sketch and clear A label versus v_G with v_G varying in the range 0 to $1 \times 1 \times 1$ equations for the various portions of the resulting graph
- 5.29 Fig. P5.29 shows two NMOS transistors operating a saturation at equal V_{GS} and V_{DS} .
- (a) If the two devices are matched except for a maximum possible mismatch in their W.L ratios of " what were maximum resulting mismatch in the drain currents.
- (b) If the two devices are matched except for a max mun possible mismatch in their V_f values of 10 mV, what some maximum resulting mismatch in the drain corrents' Assir that the nominal value of V, is 1 V




Figure PS 29

5.30 Ter a particular MOSELT operating in the sature toning it at a constant or as found to be made.

Case	V	V,	V.	Va	Vr.	V _c	Region of operation
.1	*10	1.0	-20				
b	+1.0	+25	+2 (1				
(≥1.0	-25	5				
d	-1.0	+1.5	1)				
e	0	325	, ()				
1	+10	÷ [()	-10				
<u> </u>	-1.0	()	l)				
h	1.5	0	(1				
1	10	(_F	+10				
	•0.8	+24	+ti-5				

- $v_{DS} = 1 \text{ V}$ and 1.05 mA for $v_{DS} = 2 \text{ V}$. What values of r_o , V_{st} and λ correspond?
- **5.31** A particular MOSFET has $V_A = 50$ V. For operation at 0.1 mA and 1 mA, what are the expected output resistances? In each case, for a change in v_{DS} of 1 V, what percentage change in drain current would you expect?
- **D 5.32** In a particular IC design in which the standard channel length is 2 μ m, an NMOS device with W/L of 5 operating at 100 μ A is found to have an output resistance of 0.5 M Ω , about $\frac{1}{4}$ of that needed. What dimensional change can be made to solve the problem? What is the new device length? The new device width? The new W/L ratio? What is V, for the standard device in this IC? The new device?
- **D** 5.33 For a particular n channel MOS technology, in which the minimum channel length is 1 μ m, the associated value of λ is 0.02 V⁻¹. If a particular device for which L is 3 μ m operates at $v_{ns} = 1$ V with a drain current of 80 μ A, what does the drain current become if v_{cos} is raised to 5 V? What percentage change does this represent? What can be done to reduce the percentage by a factor of 2?
- **5.34** An NMOS transistor is fabricated in a 0.8- μ m process having $k'_a = 130 \ \mu \text{A/V}^2$ and $V'_A = 20 \ \text{V/}\mu\text{m}$ of channel length If $L = 1.6 \ \mu\text{m}$ and $W = 16 \ \mu\text{m}$, find V_a and λ . Find the value of I_a that results when the device is operated with an overdrive voltage of 0.5 V and $V_{DS} = 2 \ \text{V}$. Also, find the value of r_a at this operating point. If V_{DS} is increased by I V, what is the corresponding change in I_B ?
- **5.35** If in an NMOS transistor, both W and L are quadrupted and V_{OV} is halved, by what factor does r_o change?

- **D 5.36** Consider the circuit in Fig. P5.29 with both transistors perfectly matched but with the dc voltage at the drain of Q_1 lowered to ± 2 V. If the two drain currents are to be matched within 1% (i.e., the maximum difference allowed between the two currents is 1%), what is the minimum required value of V_4 ? If the technology is specified to have $V_A' = \pm 100$ V/ μ m, what is the minimum channel length the designer must use?
- **5.37** Complete the missing entries in the following table, which describes characteristics of suitably biased NMOS transistors.

MOS	1	2	3	4
₹(V -)		0.01		
$-i\nabla_{x}$	10			200
, (m),	1		(,	
r (K\$2)		30	len	1000

- **5.38** An enhancement PMOS transistor has $k_p^*(W/L) = 80 \mu \text{ A/V}^2$, 1 = 1.5 V and 2 = 0.02 V. The gate is connected to ground and the source to +5 V. Find the drain current for $v_p = +4 \text{ V}$, +1.5 V, 0 V, and -5 V.
- **5.39** A p-channel transistor for which $|V_0| = 1$ V and $|V_0| = 1$ V operates in saturation with $|v_{GS}| = 3$ V, $|v_{DS}| = 4$ V, and $v_D = 3$ mA. Find corresponding signed values for v_{GS} , v_{SG} , v_{DS} , v_{CS} , $v_{$
- **5.40** The table below lists the terminal voltages of a PMOS transistor in six cases, labeled a, b, c, d, e, and f. The transistor has $V_{ip} = -1$ V. Complete the table entries.

	V,	V _o	V _D	V.G	V _{ov}	V _{so}	Region of operation
d	٠.2	• 2)				
ь	4.3	+]	1)				
C.	+2	()	1)				
d	. 2	()	+1				
e	+2	()	-15				
t	+ 2	(I	+2				

5.41 The PMOS transistor in Fig. P5.41 has $V_{ip} = -0.5 \text{ V}$. As the gate voltage v_G is varied from $\pm 2.5 \text{ V}$ to 0 V, the transistor moves through ad pt its three possible modes of operation. Specify the value of v_G at which the device changes modes of operation.




Figure P5.41

*5.42 (a) Using the expression for i_D in saturation and neglecting the channel-length modulation effect (i.e., let $\lambda = 0$), derive an expression for the per unit change in i_D per $C = \frac{1}{2} \left(\frac{\partial i_D}{\partial t_D} / \frac{\partial T}{\partial T} \right)$, the temperature coefficient of V_i in $V^D = \frac{1}{2} \left(\frac{\partial V_i}{\partial T} / \frac{\partial T}{\partial T} \right)$, and $V_D = \frac{1}{2} \left(\frac{\partial V_i}{\partial T} / \frac{\partial T}{\partial T} \right)$, and $V_D = \frac{1}{2} \left(\frac{\partial V_i}{\partial T} / \frac{\partial T}{\partial T} \right)$.

(b) If V_i decreases by 2 mV for every °C rise in temperature, find the temperature coefficient of k'_n that results in I_D decreasing by 0.2%/°C when the NMOS transistor with $V_i = 1$ V is operated at $V_{OS} = 5$ V.

*5.43 Various NMOS and PMOS transistors, numbered 1 to 4, are measured in operation, as shown in the table at the bottom of the page. For each transistor, find the value of $\mu(-B)$ and that apply and complete the table, with 1 in volts, 1 in μ A, and μ C_mW/L in μ A/V².

*5.44 All the transistors in the circuits shown in Fig. P5.44 have the same values of I, A is I, and A Moreover, A is negligibly small. All operate in saturation at $I_D = I$ and I' = I' = I by I indicate voltages I = I, and I if I' = 0.5 V and I = 0.1 mA, how large a resistor can be inserted in series with each drain connection while maintaining saturation? What is the largest resistor that can be placed in series with each gate? If the current source I requires at least 0.5 V between its terminals to operate

properly, what is the largest resistor that can be placed in series with each MOSFET source while ensuring valurate mode operation of each transistor at $I_D = I$? In the latter in iting situation, what do V_1 , V_2 , V_3 , and V_4 become?




Figure P5 44

Case	Transistor		V _c	V _o	I _D	Туре	Mode	ıı C W/L	V.
3	1	n	2					1, 6, 44, 12	
	i	0	2	5	100				
		U	3	5	400				
h	3	5	3		4141				
	2	5	ž	45	51				
	1	5	<u> </u>	-4, 5	450				
•	1	5	3	4	200				
	,	5	2	Ó					
d	1	-2	6		500				
	4	-4	0	0	* 1				
			0	4	27				

Section 5.3: MOSFET Circuits at DC

Note: If λ is not specified, assume it is zero.

D 5.45 Design the circuit of Fig. 5.21 to establish a drain current of 0.25 mA and a drain voltage of 0 V. The MOSFET has $V_i = 1$ V, $\mu_n C_m = 60 \mu \text{A/V}^2$, $L = 3 \mu \text{m}$, and $W = 100 \mu \text{m}$.

D 5.46 For the circuit in Fig. E5.10, assume that Q_1 and Q_2 are matched except for having different widths, W_1 and W_2 . Let $V_1 = 0.5$ V, $k'_n = 0.4$ mA/V², $L_1 = L_2 = 0.36$ µm, $W_2 = 1.8$ µm, and $\lambda = 0$.

(a) Find the value of R required to establish a current of 90 μ A in Q_1 .

(b) Find W_2 and R_2 so that Q_2 operates at the edge of saturation with a current of 0.9 mA.

5.47 The transistor in the circuit of Fig. P5.47 has $k_n' = 0.4 \,\text{mA/V}^2$, $V_i = 0.5 \,\text{V}$, and $\lambda = 0$. Show that operation at the edge of saturation is obtained when the following condition is satisfied:

$$\left(\frac{W}{L}\right)R_D = 1.5 \text{ k}\Omega$$



Figure P5.47

5 48 It is required to operate the transistor in the circuit of Fig. P5.47 at the edge of saturation with $I_D = 1$ mA. If $V_t = 0.5$ V, find the required value of R_D .

D 5.49 The PMOS transistor in the circuit of Fig. P5.49 has $V_r = -0.6 \text{ V}$, $\mu_p C_m = 100 \text{ }\mu\text{A/V}^2$, $L = 0.25 \text{ }\mu\text{m}$, and $\lambda = 0$. Find the values required for W and R in order to establish a drain current of 0.8 mA and a voltage V_p of 1.5 V.

D 5.50 The NMOS transistors in the circuit of Fig. P5.50 have $V_1 = 0.5$ V, $\mu_B C_{at} = 250 \,\mu\text{A/V}^2$, $\lambda = 0$, and $L_1 = L_2 = 0.25 \,\mu\text{m}$. Find the required values of gate width for each of Q_1 and Q_2 , and the value of R, to obtain the voltage and current values indicated



Figure P5.49




Figure P5.50

D 5.51 The NMOS transistors in the circuit of Fig. P5.51 have $V_i = 1 \text{ V}$, $\mu_\mu C_{ai} = 120 \text{ }\mu\text{A/V}^2$, $\lambda = 0$, and $L_1 = L_2 = L_3 = 1 \text{ }\mu\text{m}$. Find the required values of gate width for each of Q_1 , Q_2 , and Q_3 to obtain the voltage and current values indicated.




Figure P5.51

5.52 Consider the circuit of Fig. 5.34(a), In Example 5.5 it was found that when V=1 V and V. If E=1 W and E=1 W and E=1 W is the drain current is U 5 mA and the drain so tage is V. If the transistor is replaced with another having V=2 V and E=1 W and E=1 W and E=1 W and E=1 W in the new values of E=1 and E=1 Comment on how to example to indeferant the circuit is to changes in device parameters.

that resembles that in Fig. 5.24(a). Using a 10-V supply, design for a gate voltage of +6 V, a drain current of 0.5 mA, and a drain voltage of +5 V. Find the values of R, and R.

5.54 The MOSFET in Fig. P5.54 has $V_n = 0.5$ V, $k'_n = 4000$ a A.V. and $\lambda = 1$. Find the required values of B I and $\frac{1}{2}$ A.S. shart when $\frac{1}{2}$ B. $\frac{1}{2}$ A.S. $\frac{1}{2}$



Figure P5.54

5.55 In the circuits shown in Fig. P5.55, transistors are characterized by $|V_i| = 2 \text{ V}$, $E'W^iL = 1 \text{ meV}^2$, and $\lambda = 0$.

(a) Find the labeled voltages V_i through V_i .

(b) In each of the circuits, replace the current source with a resistor. Select the resistor value to yield a current as close to that of the current source as possible, while using resistors specified in the 1% table provided in Appendix G Find the new values of V_1 to V_2 .

5.56 For each of the circuits in Fig. P5.56, find the labeled node voltages. For all transistors, $k_n'(H/L) = 0.5 \text{ mA/V}^2$, V = 0.8 V, and $\lambda = 0$




Figure P5.55

5.57 For each of the circuits shown in Fig. P5.57, find the labeled redeschines. The NMOS transisters have J = I V and A = 3/2 - 5 m/s/V




Figure P5.57

*5.58 For the PMOS transistor in the circuit shown in Fig. P5.58, $k_p' = 8 \mu \text{A/V}^2$, W'L = 25, and $|V_{tp}| = 1 \text{ V}$. For $I = 100 \mu \text{A}$, find the voltages V_{tD} and V_{50} for R = 0, $10 \text{ k}\Omega$ 30 k Ω and 100 k Ω . For what value of R is $V_{tD} = V_{tD}/2 V_{tD} = V_{tD}/10^{\circ}$



Figure P5.58

5.59 For the circuits in Fig. P5.59, $\mu_o C_{or} = 2.5 \ \mu_p C_{or} = 20 \ \mu A \ V$, $|V_o| = 1 \ V$, $|\lambda = 0| \ I = 10 \ \mu m$, and $|W = 30 \ \mu m$, unless otherwise specified. Find the labeled currents and voltages.




Figure P5.59

*5.60 For the devices in the circuits of Fig. P5.60, $|V_0| = 1 \text{ V}$, $\lambda = 0$, $\mu_n C_{ex} = 50 \text{ }\mu\text{A}/\text{V}^2$, $L = 1 \text{ }\mu\text{m}$, and $W = 10 \text{ }\mu\text{m}$. Find V_2 and I_2 . How do these values change if Q, and Q_4 are made to have $W = 100 \text{ }\mu\text{m}$?

5.61 In the circuit of Fig. P5.61, transistors Q_1 and Q_2 have $V_1 = 1$ V, and the process transconductance parameter $k'_n = 100 \, \mu \text{A/V}^2$. Find V_1 , V_2 , and V_3 for each of the following cases:

(a)
$$(W/L)_1 = (W/L)_2 = 20$$

(b) $(W/L)_1 = 1.5(W/L)_2 = 20$

Section 5.4: Applying the MOSFET in Amplifier Design

5.62 Consider the amplifier of Fig. 5.27(a) with $V_{cdr}=2.5$ V and with the MOSELL baying $V_{c}=0.5$ V, $V_{c}=0.25$ mA V, and $V_{c}=40$




Figure P5.60




Figure P5.61

- (a) Find the value of R_D that will result in the segment AB of the VTC extending over the range $v_{DS} = 0.5 \, \mathrm{m} \, 2.5 \, \mathrm{V}$
- (b) What are the corresponding values of v_6
- (c) Find $v_{DS}|_C$ which corresponds to $v_{GS}=V_{D_c}$ Which the MOSFET's resistance r_{DS} at operating point (
- (d) If the amplifier is biased to operate at $V_{GS} = 0.8 \, \text{V}_{DS}$ and the voltage gain,

5.63 For the amplifier of Fig. 5.29(a) find an expression for the bias voltage V_{GS} at which the magnitude of voltage $^{\circ}$ is at its largest value. What is the value of the cain $^{\circ}$ What is the maximum allowable signal swing at this bias point Comment on the practical suitability of this bias point

5.64 Consider the amplifier of Fig. > 20(a) for the cost $V_{DD} = 5 \text{ V}$, $R_D = 24 \text{ k}\Omega$, $R_n'(W/L) = 1 \text{ mA V}$ and V = 1 V

(a) Find the coordinates of the two end points of the sal fortion-region segment of the amplifier transfer characters at that is, points A and B on the sketch of Fig. > 29(b)

(b) If the amphifier is based to aperate with an overdrive voltage V of 0.5 V, find the coordinates of the bias point Q on the transfer character stic. Also, find the value of I_D and of the neterinormal gain A, at the bias point

(c) For the situation in (b) and disregarding the distortion caused by the MOSFET's square-law characteristic, what is the largest implitude of sine-wave voltage signal that can be applied at the input while the transistor remains in saturation? What is the amputude of the output voltage signal that results? What gain value does the combination of these amplitudes imply? By what percentage is this gain value different from the incremental gain value calculated above? Why is there a difference?

5.65 Various measurements are made on an NMOS amplifier for which the drain resistor R_0 is 20 ks2. First, do measurements show the voltage across the drain resistor, V_{RD} , to be 1.5 V and the gate-to-source bias voltage to be 0.7 V. Then, ac measurements with small signals show the voltage gain to be -10 V/V. What is the value of V_1 , for this transistor? If the process transconductance parameter K_0 is 200 μ A/V², what is the MOSFET's WL?

****D 5.66** Refer to the expression for the incremental voltage gain in Eq. (5.38). Various design considerations place a lower limit on the value of the overdrive voltage V_{OV} . For our purposes here, let this lower limit be 0.2 V. Also, assume that $V_{DD} = 5$ V.

(a) Without allowing any room for output voltage swing, what is the maximum voltage gain achievable?

(b) If we are required to allow for an output voltage swing of ±0.5 V, what do bias voltage should be established at the drain to obtain maximum gain? What gain value is achievable? What input signal results in a ±0.5-V output swing?

(c) For the situation in (b), find WL of the transistor to establish a dc drain current of 100 μ A. For the given process technology, $k'_n = 100 \ \mu$ A/V²,

(d) Find the required value of $R_{\rm p}$

5.67 The expression for the incremental voltage gain A_i given in Eq. (5.38) can be written in as

$$A = -\frac{2(V_{DD} - V_{DS})}{V_{OV}}$$

where $V_{D\tau}$ is the bias voltage at the drain. This expression indicates that for given values of V_{DD} and V_{DV} , the gain magnitude can be increased by bias rg the transistor at a lower V_{DS} . This, however, reduces the allowable output signal

swing in the negative direction. Assuming linear operation around the bias point, show that the largest possible negative output signal peak \hat{v}_{ij} that is achievable while the transistor remains saturated is

$$\hat{\boldsymbol{v}}_{o} = (\boldsymbol{V}_{OS} - \boldsymbol{V}_{OT}) / \left(1 + \frac{1}{|A_{s}|}\right)$$

For $V_{DD} = 5$ V and $V_{DL} = 0.5$ V, provide a table of values for A_1 , \hat{v}_D , and the corresponding \hat{v}_D for $V_{LS} = 1$ V, 1.5 V, 2 V, and 2.5 V. If $k_B'W/L = 1$ mA/V², find I_D and R_D for the design for which $V_{DN} = 1$ V.

*5.68 Figure P5.68 shows an amplifier in which the load resistor R_D has been replaced with another NMOS transistor Q_2 connected as a two-terminal device. Note that because v_{DQ} of Q_2 is zero, it will be operating in saturation at all times, even when $v_I = 0$ and $v_{DQ} = v_{D1} = 0$. Note also that the two transistors conduct equal drain currents. Using $v_{D1} = v_{D2}$, show that for the range of v_I over which Q_1 is operating in saturation, that is, for

$$V_{i1} \le v_i \le v_O + V_{i1}$$

the output voltage will be given by

$$v_O = V_{DD} - V_t + \sqrt{\frac{(W/L)_t}{(W/L)_2}} V_t - \sqrt{\frac{(W/L)_1}{(W/L)_2}} v_t$$

where we have assumed $V_{ci} = V_2 = V_c$. Thus the circuit functions as a linear amplifier, even for large input signals. For $(W/L)_1 = (50 \ \mu m/0.5 \ \mu m)$ and $(W/L)_2 = (5 \ \mu m/0.5 \ \mu m)$, find the voltage gain.



Figure P5.68

Section 5.5: Small-Signal Operation and Models

*5.69 This problem investigates the nonlinear distortion introduced by a MOSI I I amplitude Let the signal—be a sine wave with amplitude $V_{\rm p}$, and substitute $v_{\rm p} = V_{\rm p} \sin \omega t$ in Eq. (5.43). Using the trigonometric identity $\sin^2\theta = \frac{1}{2} - \frac{1}{2}\cos 2\theta$, show that the ratio of the signal at frequency 2ω to that at frequency ω , expressed as a percentage (known as the second-harmonic distortion) is

Second-harmonic distortion =
$$\frac{1}{4} \frac{V_{gj}}{V_{OV}} \times 100$$

If in a particular application $V_{\rm p}$ is 10 mV, find the minimum overdrive voltage at which the transistor should be operated so that the second-harmonic distortion is kept to less than 1%.

5.70 Consider an NMOS transistor having $k_n = 10 \text{ mA/V}^2$. Let the transistor be biased at $V_{OI} = 0.5 \text{ V}$. For operation in saturation, what do bias current I_D results? If a 0.05-V signal is superimposed on V_{OS} , find the corresponding increment in collector current by evaluating the total collector current I_D and subtracting the do bias current I_D . Repeat for a -0.05-V signal. Use these results to estimate g_m of the FET at this bias point. Compare with the value of g_m obtained using Eq. (5.48)

5.71 Consider the FET amplifier of Fig. 5.34 for the case $V_i = 0.4 \text{ V}$, $k_n = 4 \text{ mA/V}^2$, $V_{OS} = 0.65 \text{ V}$, $V_{DD} = 1.8 \text{ V}$, and $R_D = 8 \text{ k}\Omega$.

- (a) Find the de quantities I_D and V_D .
- (b) Calculate the value of g, at the bias point.
- (c) Calculate the value of the voltage gain.
- (d) If the MOSFET has $\lambda = 0.1 \text{ V}^{-1}$, find r_o at the bias point and calculate the voltage gain.

D *5.72 An NMOS amplifier is to be designed to provide a 0.50-V peak output signal across a 50-k Ω load that can be used as a drain resistor. If a gain of at least 5 V/V is needed,

what g_n is required? Using a dc supply of 1.8 V, what values I_D and V_{OV} would you choose? What H L ratio is required if $\mu_n C_m = 200 \,\mu\text{A/V}^2$? If $V_i = 0.4 \,\text{V}_i$ find I

D •5.73 In this problem we investigate an optimum design of the CS amplifier circuit of Fig. 5.34. First, use the voltage gain expression $A_v = -g_m R_D$ together with Eq. (5.57) for g_n to show that

$$A_v = -\frac{2I_D R_D}{V_{OI}} = -\frac{2(V_{I_1} - V_{OI})}{V_{OI}}$$

Next, let the maximum positive input signal be. To keep the second-harmonic distortion to an acceptable leve, we bias the MOSFET to operate at an overdrive voltage I v_i . Let $V_{OV} = m\hat{v}_i$. Now, to maximize the voltage gain 4 we design for the lowest possible V_D . Show that the minmum V_D that is consistent with allowing a negative signs voltage swing at the drain of $[A_i]v_i$ while maintaining saturation-mode operation is given by

$$V_D = \frac{1 + 21 + 21 + 1 + 21}{1 + 20 + 1 + 21}$$

Now, find V_{OV} , V_D , A_v , and \hat{v}_o for the case $V_v = 2.5 \text{ A}$, $\hat{v}_v = 20 \text{ mV}$, and m = 15. If it is desired to operate this transfor at $I_D = 100 \text{ }\mu\text{A}$, find the values of R_D and $W_v = 100 \text{ }\mu\text{A}$. Assuming that for this process technology $k_D' = 100 \text{ }\mu\text{A}$.

5.74 In the table below, for enhancement MOS transistes operating under a variety of conditions, complete as main entries as possible. Although some data is not available, 1s always possible to calculate g_m using one of Eqs. (5.55) (5.56) or (5.57). Assume $\mu_n = 500 \text{ cm}^2/\text{V} \cdot \text{s}$, $\mu = 250 \text{ cm}^3/\text{V} \cdot \text{s}$ and $C_m = 0.4 \text{ fF/}\mu\text{m}^3$.

5.75 An NMOS technology has $\mu_n C_m = 250~\mu\text{A V}$ and $V_n = 0.5~\text{V}$. For a transistor with $L = 0.5~\mu\text{m}$, find the value of W that results in $g_m = 1~\text{mA/V}$ at $I_D = 0.25~\text{mA}$. Also find the required V_{GS}

<u></u>				Voltages (V)	Dimensi	ons (µm)			
Case	Туре	I _o (mA)	V _{GSI}	V _t	V _{Cv}	W	L	VV/L	k (W/L)	$g_m(mA/V)$
a	N	1	3	2			,			
b	Y	1		0.7	() 5	51.				
c	N	10			1) 1	5()				
d	N	0.5					l l			
e	N	0.1			0.5					
f	N		1.8	4		[O	2			
g	P	0.5	1.0	0.8		40	4			
g h	P	', '	2		2			25		
i	P	10	,	1					0.5	
i	p	10				4000	2			
k	p	119			4		~			
1	p	0.1			1	30	1			
		01			Ś		,		0.008	2

5.76 For the NMOS amplifier in Fig. P5.76, replace the transistor with its T equivalent circuit, assuming $\lambda = 0$. Derive expressions for the voltage gains v_s/v_s and v_d/v_s .




Figure P5.76

5.77 In the circuit of Fig. P5.77, the NMOS transistor has $|V_i| = 0.5 \text{ V}$ and $V_4 = 50 \text{ V}$ and operates with $V_D = 1 \text{ V}$. What is the voltage gain v_o/v_i ? What do V_D and the gain become for I increased to 1 mA?

5.78 For a 0.8- μ m CMOS fabrication process: $V_{in} = 0.8 \text{ V}$, $V_{ip} = -0.9 \text{ V}$, $\mu_i C_{ox} = 90 \text{ } \mu\text{A/V}^2$, $\mu_p C_{ox} = 30 \text{ } \mu\text{A/V}^2$, $C_{ox} = 1.9 \text{ fF}/\mu\text{m}^2$, V_4 (n-channel devices) = 8L (μ m), and $|V_4|$ (p-channel devices) = 12L (μ m). Find the small-signal model parameters (g_m and r_o) for both an NMOS and a PMOS transistor having $W/L = 20 \text{ } \mu\text{m}/2 \text{ } \mu\text{m}$ and operating at $I_D = 100 \text{ } \mu\text{A}$. Also, find the overdrive voltage at which each device must be operating.




Figure PS.77

*5.79 Figure P5.79 shows a discrete-circuit amplifier. The input signal v_{ng} is coupled to the gate through a very large capacitor (shown as infinite). The transistor source is connected to ground at signal frequencies via a very large capacitor (shown as infinite). The output voltage signal that develops at the drain is coupled to a load resistance via a very large capacitor (shown as infinite).

(a) If the transistor has $V_1 = 1$ V, and $k_n = 2$ mA/V², verify that the bias circuit establishes $V_{co} = 2$ V, $I_D = 1$ mA, and $V_D = +7.5$ V. That is, assume these values, and verify that they are consistent with the values of the circuit components and the device parameters.

(b) Find g_a and r_a if $V_A = 100$ V.

(c) Draw a complete small-signal equivalent circuit for the amplifier, assuming all capacitors behave as short circuits at signal frequencies.

(d) Find R_a , v_{gs}/v_{sig} , v_o/v_{gs} , and v_o/v_{sig} .




Figure P5.79

Section 5.6: Basic MOSFET Amplifier Configurations*

- **5.80** An amplifier with an input resistance of $100 \text{ k}\Omega$, an open-circuit voltage gain of 100 V/V and an output resistance of 100Ω is connected between a $10\text{-k}\Omega$ signal source and a $1\text{-k}\Omega$ load. Find the overall voltage gain G_n . Also find the current gain, defined as the ratio of the load current to the current drawn from the signal source.
- **D 5.81** Specify the parameters $R_{\rm in}$, $A_{\rm to}$ and R_o of an amplifier that is to be connected between a 100-k Ω source and a 2-k Ω load and is required to meet the following specifications:
- (a) No more than 10% of the signal strength is lost in the connection to the amplifier input;
- (b) If the load resistance changes from the nominal value of $2 k\Omega$ to a low value of $1 k\Omega$, the change in output voltage is limited to 10% of nominal value, and
- (c) The nominal overall voltage gain is 10 VV.
- **5.82** Figure P5.82 shows an alternative equivalent circuit representation of an amplifier. If this circuit is to be equivalent to that in Fig. 5.44(b) show that $G_m = A_{1,0}/R_o$. Also convince yourself that the transconductance G_m is defined as

and hence is known as the short-circuit transconductance. Now, if the amplifier is fed with a signal source (v_{sig}, R_{sig}) and is connected to a load resistance R_I show that the gain




Figure P5 82

of the amplifier proper A_n is given by $1 - G_m(R) \| k$ and the overall voltage gain G_n is given by

$$\epsilon_{\ell} = \frac{R_{\tau}}{R_{sc} + R_{sc}} \cdot \epsilon_{r,r} (R \parallel R_{r})$$

5.83 An alternative equivalent circuit of an amplifier I_{c1} with a signal source (v_{sig}, R_{sig}) and connected to a lead R is shown in Fig. P5.83. Here G_{co} is the open circuit were voltage gain.

$$(r - sig)_{R_t = sig}$$

and $R_{\rm out}$ is the output resistance with $v_{\rm sig}$ set to zero. This is different than R_o . Show that

$$G_{vo} = \frac{R_v}{R_v + R_{sig}} A_{vo}$$

where $R_i = R_{in}|_{R_i = \infty}$

Also show that the overall voltage gain is

$$C_T = C_T - \frac{R}{R + R_{\text{od}}}$$


**5.84 Most practical amplifiers have internal leedbast that make them non-unilateral. In such a case R depends on R. To illustrate this point we show an Fig. PS 84 a equivalent circuit of an amplifier where a feedback resistance R_f models the internal feedback mechanism that spresent in this amplifier. It is R_f that makes the anpite non-unilateral. Show that

$$R_n = |R| \left[\frac{|R_n| + |R_n| |R_n|}{1 + g_n(R) |R_n|} \right]$$

$$A = -g_m R_2 \frac{1 - 1/(g_m R_f)}{1 + (R_2/R_f)}$$

$$R_o = R_2 \parallel R_j$$

Evaluate $R_{\rm in}$, $A_{\rm tot}$ and $R_{\rm a}$ for the case $R_{\rm 1}$ = .00 k Ω $R_{\rm b}$ = M Ω , $g_{\rm m}$ = 100 mA/V, $R_{\rm 2}$ = 100 Ω and $R_{\rm b}$ = 1 k Ω . Which of the amplifier characteristic parameters is min affected by $R_{\rm f}$ (that is, relative to the case with $R_{\rm b}$ = ∞



^{*} Problems 5.80 to 5.84 are identical to Problems 6.107 to 6.111

For $R_{sig} = 100 \text{ k}\Omega$ determine the overall voltage gain, G_{sig} with and without R_f present.

5.85 Calculate the overall voltage gain of a CS amplifier fed with a 1-M Ω source and connected to a 20-k Ω load. The MOSFET has $g_n = 2$ mA/V and $r_o = 50$ k Ω , and a drain resistance $R_D = 10$ k Ω is utilized.

5.86 A CS amplifier utilizes a MOSFET with $\mu_n C_{o1} = 400 \ \mu\text{A/V}^2$, WL = 10, and $V_A = 10 \ \text{V}$. It is biased at $I_D = 0.2 \ \text{mA}$ and uses $R_D = 6 \ \text{k}\Omega$. Find R_{in} , A_{io} , and R_o . Also, if a load resistance of $10 \ \text{k}\Omega$ is connected to the output, what overall voltage gain G_o is realized? Now, if a 0.2-V peak sine-wave signal is required at the output, what must the peak amplitude of v_{sig} be?

5.87 A common-source amplifier utilizes a MOSFET for which $V_A = 12.5$ V and is operated at $V_{OV} = 0.25$ V. What is the value of its $(g_m r_n)$? The amplifier feeds a load resistance $R_L = 15 \text{ k}\Omega$. The designer selects $R_D = 2R_L$. If it is required to realize an overall voltage gain G_0 of -10 V/V what g_m is needed? Also specify the bias current I_D . If, to increase the output signal swing, R_D is reduced to $R_D = R_L$, what does G_0 become?

5.88 Two identical CS amplifiers are connected is cascade. The first stage is fed with a source $v_{\rm sig}$ having a resistance $R_{\rm ug} = 100~\rm k\Omega$. A load resistance $R_L = 10~\rm k\Omega$ is connected to the drain of the second stage. Each MOSFET is biased at $I_D = 0.25~\rm mA$ and operates with $V_{OV} = 0.25~\rm V$. Assume V_A is very large. Each stage utilizes a drain resistance $R_D = 10~\rm k\Omega$.

(a) Sketch the equivalent circuit of the two-stage amplifier, thi Calculate the overall voltage gain $G_{\rm p}$.

5.89 In discrete-circuit amplifiers, $(R_t, || R_t)$ is usually much smaller than r_o , and thus r_o can be neglected in determining the voltage gain of the CS amplifier. Nevertheless, it is useful to note that r_o poses an absolute upper limit on the voltage gain of a CS amplifier. Find this upper limit by let-

ting $R_D \parallel R_L = \infty$. Express the maximum achievable gain in terms of V_A and V_{OV} .

5.90 A MOSFET connected in the CS configuration has a transconductance $g_m = 5$ mA/V. When a resistance R_n is connected in the source lead, the effective transconductance is reduced to 1 mA/V. What do you estimate the value of R_n to he?


5.91 A CS amplifier using an NMOS transistor with $g_m = 4$ mA/V is found to have an overall voltage gain of -16 V/V. What value should a resistance R_r inserted in the source lead have to reduce the overall voltage gain to -8 V/V?

5.92 The overall voltage gain of a CS amplifier with a resistance $R_s = 1 \text{ k}\Omega$ in the source lead was measured and found to be -15 V/V. When R_s is shorted, but the circuit operation remained linear, the gain doubled. What must g_m be? What value of R_s is needed to obtain an overall voltage gain of -10 V/V?

5.93 A CG amplifier using an NMOS transistor for which $g_m = 4$ mA/V has a 5-k Ω drain resistance R_D and a 5-k Ω load resistance R_L . The amplifier is driven by a voltage source having a 500 Ω resistance. What is the input resistance of the amplifier? What is the overall voltage gain G? By what factor must the bias current I_D of the MOSFET be changed so that R_m matches R_{sig} ?

5.94 A CG amplifier when fed with a signal source having $R_{\text{sig}} = 200 \ \Omega$ is found to have an overall voltage gain of 10 VV. When a 200- Ω resistance is added in series with the signal generator the overall voltage gain decreased to 8 V/V. What must g_m of the MOSFET be? If the MOSFET is biased at $I_D = 0.2 \ \text{mA}$, at what overdrive voltage it must be operating?

D 5.95 A source follower is required to connect a high-resistance source to a load whose resistance is nominally 2 k Ω but can be as low as 1 k Ω and as high as 3 k Ω . What is the maximum output resistance that the source follower must have if the output voltage is to remain within $\pm 20\%$ of nominal value? If the MOSFET has $k_n = 16$ mA/V², at



F gure P5 84

what current I_0 must it be biased? At what overdrive voltage is the MOSFET operating?

5 96 Refer to the source-follower equivalent circuit shown in Fig. 5.50(b). Show that

$$c_i = \frac{v_o}{R_i + \frac{R_i \| r_o}{R_i + \frac{R_i}{R_i}}}$$

Now, with R_L removed, the voltage gain is carefully measured and found to be 0.98. Then, when R_L is connected and its value is varied, it is found that the gain is halved at $R_I = 500 \ \Omega$. If the amplifier remained linear throughout this measurement, what must the values of g_m and r_o be?

D 5.97 A source follower is required to deliver a 0.5-V peak sinusoid to 2-k Ω load. If the peak amplitude of v_{g_s} is to be limited to 50 mV, what is the lowest value of I_D at which the MOSFET can be biased? At this bias current, what are the maximum and minimum currents that the MOSFET will be conducting (at the positive and negative peaks of the output sine wave)? What must the peak amplitude of v_{sig} be?

Section 5.7: Biasing in MOS Amplifier Circuits

D 5 98 Consider the classical biasing scheme shown in Fig. 5.52(c), using a 9-V supply. For the MOSFET, $V_i = 1 \text{ V}$, $\lambda = 0$, and $k_n = 2 \text{ mA/V}^2$. Arrange that the drain current is 1 mA, with about one-third of the supply voltage across each of R_s and R_D . Use 22 M Ω for the larger of R_o , and R_{o2} . What are the values of R_{c1} , R_{c2} , R_{c2} and R_{d2} that you have chosen Specify them to two significant digits. For your design, how far is the drain voltage from the edge of saturation?

D 5.99 Using the circuit topology displayed in Fig. 5.52(e), arrange to bias the NMOS transistor at $I_0 = 1 \text{ mA}$ with V_p midway between cutoff and the beginning of triode operation. The available supplies are ±5 V. For the NMOS transistor, $V_i = 1.0 \text{ V}$, $\lambda = 0$, and $k_n = 2 \text{ mA/V}^2$. Use a gate-bias resistor of 10 M Ω . Specify R_s and R_D to two significant digits.

D .5.100 In an electronic instrument using the biasing. scheme shown in Fig. 5.52(c), a manufacturing error reduces R_s , to zero. Let $V_{DD} = 12 \text{ V}$, $R_{G1} = 5.6 \text{ M}\Omega$, and $R_{cs} =$ 2.2 MO. What is the value of 1. steates. It supplier specifi cations allow k_n to vary from 0.2 to 0.3 mA/V² and V_1 to vary from 1.0 V to 1.5 V, what are the extreme values of / that may result? What value of R should have been instance to limit the maximum value of I_0 to 0.5 mA? Choose an appropriate standard 5% resistor value (refer to Appendix G). What extreme values of current now result?

5.101 An enhancement NMOS transistor is connected in the bias circuit of Fig. 5.52(c), with $I_{\rm G} = 4.5$ and $R_{\rm g} = 2$ ks. The transistor has $V_i = 1 \text{ V}$ and $k_n = 2 \text{ mA/V}^2$. What bias current results? If a transistor for which A 18 50% higher used, what is the resulting percentage increase in t.

5.102 The bias circuit of Fig. 5.52(c) is used in , design with $V_0 = 5 \text{ V}$ and $R_s = 2 \text{ k}\Omega$. For an enhancement MOSFET with $k_n = 2 \text{ mA/V}^2$, the source vortage was nig. sured and found to be 2 V. What must V_i be for this device If a device for which V, is 0.5 V less is used what does become? What bias current results?


D 5.103 Design the circuit of Fig. 5.52(e) for an enna. ment MOSFET having $V_i = 1 \text{ V}$ and $k_n = 2 \text{ m } \text{ V}$ Let. $V_{\rm ex} = 5$ V. Design for a dc bias current of 1 mA and for the largest possible voltage gain (and thus the largest possible Ra) consistent with allowing a 2-V peak to peak tolice swing at the drain. Assume that the signal voltage on it. source terminal of the FET is zero.

D 5.104 Design the circuit in Fig. P5 104 so that the transistor operates in saturation with V_D biased 1 V from m_e edge of the triode region, with $I_D = 1$ mA and I = 3 \ ... each of the following two devices (use a 10 µA current i the voltage divider):

(a)
$$|V_i| = 1 \text{ V}$$
 and $k_n'W/L = 0.5 \text{ mA/V}^2$

(a)
$$|V_i| = 1 \text{ V}$$
 and $k_p'W/L = 0.5 \text{ mA/V}^2$
(b) $|V_i| = 2 \text{ V}$ and $k_p'W/L = 1.25 \text{ mA/V}^3$

For each case, specify the values of V_0 , V_1 , V_2 , V_3 , V_4 , and R_n



F 1900 P5 16 4

**D 5.105 A very useful way to characterize the stability of the bias current I_0 is to evaluate the sensitivity of I (classical contents). tive to a particular transistor parameter whose variable. might be large. The sensitivity of I_D relative to the MOSL I parameter $K = \frac{1}{2}k'(W/L)$ is defined as

$$S_{t}^{I_{D}} = \frac{\partial I_{D} / I_{D}}{\partial K} = \frac{\partial I_{D}}{\partial K} \frac{K}{I_{A}}$$

and its value, when multiplied by the variability (or tolerance) of K, provides the corresponding expected variability of I_D . The purpose of this problem is to investigate the use of the sensitivity function in the design of the bias circuit of Fig. 5.52(c).

(a) Show that for V, constant,

- (b) For a MOSFET having $K = 100 \,\mu\text{A/V}^2$ with a variability of $\pm 10\%$ and $V_i = 1 \,\text{V}$, find the value of R_s that would result in $I_D = 100 \,\mu\text{A}$ with a variability of $\pm 1\%$. Also, find V_{GS} and the required value of V_{SS} .
- (c) If the available supply $V_{ss} = 5$ V, find the value of R_s for $I_D = 100 \, \mu\text{A}$. Evaluate the sensitivity function, and give the expected variability of I_D in this case.
- **5.106** For the circuit in Fig. 5.55(a) with I = 0.2 mA, $R_0 = 0$, $R_D = 10$ k Ω , and $V_{DD} = 2.5$ V, consider the behavior in each of the following two cases. In each case, find the voltages V_0 , V_D , and V_{DS} that result.
- (a) $V_c = 1 \text{ V} \text{ and } k_n = 1.6 \text{ mA/V}^2$
- (b) $V_i = 0.8 \text{ V} \text{ and } k_n = 1.25 \text{ mA/V}^2$

5.307 In the circuit of Fig. 5.54, let $R_G = 10 \text{ M}\Omega$, $R_D = 10 \text{ k}\Omega$, and $V_{DD} = 10 \text{ V}$. For each of the following two transistors, find the voltages V_D and V_G .

- (a) $V_{\rm s} = 1 \text{ V}$ and $k_{\rm m} = 0.5 \text{ mA/V}^2$
- (b) $V_i = 2 \text{ V} \text{ and } k_n = 1.25 \text{ mA/V}^2$
- **D 5.108** Using the feedback bias arrangement shown in Fig. 5.54 with a 5-V supply and an NMOS device for which $V_i = 1$ V and $k_n = 0.6$ mA/V², find R_D to establish a drain current of 0.2 mA. If resistor values are limited to those on the 5% resistor scale (see Appendix G), what value would you choose? What values of current and V_D result?
- **D 5.109** Figure P5.109 shows a variation of the feedback-bias circuit of Fig. 5.54. Using a 5-V supply with an NMOS transistor for which $V_i = 1$ V, $k_n = 6.25$ mAV² and $\lambda = 0$, provide a design that biases the transistor at $I_D = 2$ mA, with V_{DS} large enough to allow saturation operation for a 2-V negative signal swing at the drain. Use 22 M Ω as the largest resistor in the feedback-bias network. What values of R_D , R_{GI} , and R_{GI} have you chosen? Specify all resistors to two significant digits

Section 5.8: Discrete-Circuit MOS Amplifiers

5.110 Calculate the overall voltage gain G_i of a commonsource amplifier for which $g_m = 2$ mA/V, $r_o = 50$ k Ω , $R_D = 10$ k Ω , and $R_O = 10$ M Ω . The amplifier is fed from a signal source with a Thévenin resistance of 0.5 M Ω , and the amplifier output is coupled to a load resistance of 20 k Ω .




Figure P5.109

- **D 5.111** This problem investigates a redesign of the common-source amplifier of Exercise 5.38 whose bias design was done in Exercise 5.37 and shown in Fig. E5.37. Please refer to these two exercises.
- (a) The open-circuit voltage gain of the CS amplifier can be written as

$$A_{ee} = -\frac{2(V_{DD} - V_D)}{V_{DV}}$$

Verify that this expression yields the results in Exercise 5.38 (i.e., $A_{ca} = -15 \text{ V/V}$).

- (b) $A_{i,o}$ can be doubled by reducing $V_{i,o}$ by a factor of 2, (i.e., from 1 V to 0.5 V) while $V_{i,o}$ is kept unchanged. What corresponding values for $I_{i,o}$, $R_{i,o}$, $g_{i,o}$, and $r_{i,o}$ apply?
- (c) Find A_{ro} and R_{o} with r_{o} taken into account.
- (d) For the same value of signal-generator resistance $R_{iie} = 100 \text{ k}\Omega$, the same value of gate-bias resistance $R_0 = 4.8 \text{ M}\Omega$, and the same value of load resistance $R_1 = 15 \text{ k}\Omega$, evaluate the new value of overall voltage gain G_i with r_0 taken into account.
- (e) Compare your results to those obtained in Exercises 5.37 and 5.38, and comment.

5.112 The NMOS transistor in the CS amplifier shown in Fig. P5.112 has $V_A = 0.7 \text{ V}$ and $V_A = 50 \text{ V}$.

- (a) Neglecting the Early effect, verify that the MOSFET is operating in saturation with $I_D=0.5$ mA and $V_{OV}=0.3$ V. What must the MOSFET's k_n be? What is the dc voltage at the drain?
- (b) Find R_{in} and G_{in}
- (c) If $v_{\rm aig}$ is a sinusoid with a peak amplitude $\tilde{v}_{\rm aig}$, find the maximum allowable value of $\hat{v}_{\rm aig}$ for which the transistor remains in saturation. What is the corresponding amplitude of the output voltage?
- (d) What is the value of resistance R, that needs to be inserted in series with capacitor C_S in order to allow us to

double the input signal \hat{v}_{sig} ? What output voltage now results?

SIM D *5.113 The PMOS transistor in the CS amplifier of Fig. P5.113 has $V_{ip} = -0.7$ V and a very large $|V_A|$.

(a) Select a value for R_S to bias the transistor at $I_D = 0.3$ mA and $|V_{OV}| = 0.3$ V. Assume v_{sig} to have a zero dc component.

(b) Select a value for R_D that results in $G_i = -10 \text{ V/V}$.

(c) Find the largest sinusoid \hat{v}_{sig} that the amplifier can handle while remaining in the saturation region. What is the corresponding signal at the output?

(d) If to obtain reasonably linear operation, $\hat{v}_{\rm sig}$ is limited to 50 mV, what value can $R_{\rm o}$ be increased to while maintaining saturation-region operation? What is the new value of G_v ?




Figure P5.113

5.114 Figure P5.114 shows a scheme for coupling and amplifying a high-frequency pulse signal. The circularilizes two MOSFETs whose bias details are not shown and a 50- Ω coaxial cable. Transistor Q_1 operates as a 1 Samplifier and Q_2 as a CG amplifier. For proper operation, transitor Q_2 is required to present a 50- Ω resistance to the cable. This situation is known as "proper termination" of the cable and ensures that there will be no signal reflection coming back on the cable. When the cable is properly terminated is input resistance is 50 Ω . What must g_{m2} be? It Q is biased at the same point as Q_2 , what is the amplitude of the current pulses in the drain of Q_3 ? What is the amplitude of the volume age pulses at the drain of Q_3 ? What value of R_0 is required to provide 1-V pulses at the drain of Q_2 ?





Figure P5.114



D *5.115 The MOSFET in the circuit of Fig. P5.115 has $V_a = 1 \text{ V}$, $k_a = 0.8 \text{ mA/V}^2$, and $V_A = 40 \text{ V}$.

- ta) Find the values of R_s , R_o , and R_o so that $I_o = 0.1$ mA, the largest possible value for R_o is used while a maximum signal swing at the drain of ± 1 V is possible, and the input resistance at the gate is $10 \text{ M}\Omega$. Neglect the Early effect.
- (b) Find the values of g_m and r_o at the bias point.
- (c) If terminal Z is grounded, terminal X is connected to a signal source having a resistance of 1 MΩ, and terminal Y is connected to a load resistance of 40 kΩ, find the voltage gain from signal source to load.
- (d) If terminal Y is grounded, find the voltage gain from X to Z with Z open-circuited. What is the output resistance of the source follower?
- (e) If terminal X is grounded and terminal Z is connected to a current source delivering a signal current of 10 μ A and having a resistance of 100 kΩ, find the voltage signal that can be measured at Y For simplicity, neglect the effect of r_o .





Figure **P5.115**

*5.116 (a) The NMOS transistor in the source-follower circuit of Fig. P5.116(a) has $g_m = 5$ mA/V and a large r_o . Find the open-circuit voltage gain and the output resistance. (b) The NMOS transistor in the common-gate amplifier of Fig. P5.116(b) has $g_m = 5$ mA/V and a large r_o . Find the input resistance and the voltage gain.

(c) If the output of the source follower in (a) is connected to the input of the common-gate amplifier in (b), use the results of (a) and (b) to obtain the overall voltage gain v_o/v_s .






Figure P5.116

*5.117 In this problem we investigate the large-signal operation of the source follower of Fig. 5.60(a). Specifically, consider the situation when negative input signals are applied. Let the negative signal voltage at the output be -V. The current in R_t will flow away from ground and will have a value of V/R_t . This current will subtract from the bias current I, resulting in a transistor current of $(I - V/R_t)$. One can use this current value to determine v_{op} . Now, the signal at the transistor source terminal will be -V, superimposed on the de voltage, which is $-V_{op}$ (corresponding to a drain current of I). We can thus find the signal voltage at the gate v_s . For the circuit analyzed in Exercise 5.41, find v_s for $v_o = -1$ V, -5 V, -6 V, and -7 V. At each point, find the voltage gain v_o/v_s and compare to the small-signal value found in Exercise 5.41. What is the largest possible negative-output signal?

Section 5.9: The Body Effect and Other Topics

5.118 In a particular application, an *n*-channel MOSFET operates with k_{SB} in the range (V to 4 V If V is normally 1.0 V, find the range of V_r that results if $\gamma = 0.5 \text{ V}^{1/2}$ and $2\phi_f = 0.6 \text{ V}$. If the gate oxide thickness is increased by a factor of 4, what does the threshold voltage become?

5.119 A p-channel transistor operates in saturation with its source voltage 3 V lower than its substrate. For $\gamma = 0.5 \text{ V}^{1/2}$, $2\phi_f = 0.75 \text{ V}$, and $V_{t0} = -0.7 \text{ V}$, find V_t . **5.120** For an NMOS transistor with $2\phi_f = 0.6 \text{ V}$. $\gamma = 0.5 \text{ V}^{1/2}$, and $V_{SB} = 4 \text{ V}$, find $\chi = g_{mb}/g_m$. If the transistor is biased at $I_D = 0.5 \text{ mA}$ with $V_{OI} = 0.25 \text{ V}$, find g_m and g_{mb} .

5.121 A depletion-type *n*-channel MOSFET with $k_n^*W/L = 2$ mA/V² and $V_1 = -3$ V has its source and gate grounded. Find the region of operation and the drain current for $v_D = 0.1$ V, 1 V, 3 V, and 5 V. Neglect the channel-length-modulation effect.

5.122 For a particular depletion-mode NMOS device, $V_t = -2 \text{ V}$, $k_n'W/L = 200 \text{ }\mu\text{A/V}^2$, and $\lambda = 0.02 \text{ V}^{-1}$. When operated at $v_{GS} = 0$, what is the drain current that flows for $v_{DS} = 1 \text{ V}$, 2 V, 3 V, and 10 V? What does each of these currents become if the device width is doubled with L the same? With L also doubled?

5.123 Neglecting the channel-length-modulation effect show that for the depletion-type NMOS transistor of Fig. P5 123, the i-v relationship is given by

$$i = \frac{1}{2}k'_n(W/L)(v^2 - 2V_t v), \quad \text{for } v \ge V_t$$

$$i = \frac{1}{2}k'_n(W/L)(v^2 - 2V_t v), \quad \text{for } v \ge V_t$$

(Recall that V_i is negative) Sketch the i-v relationship for the case: $V_i = -2$ V and $k'_n(W/L) = 2 \text{ mA/V}^2$.



Figure P5.123

General Problems

feedback, a subject we shall study in detail in Chipter C. Assume that each transistor is sized and biased so In. $g_m = 1 \text{ mA/V}$ and $r_o = 100 \text{ k}\Omega$. Otherwise, ignore all dCh is ing detail and concentrate on small-signal operation resing in response to the input signal v_{sig} . For $R = 10 \text{ k}\Omega$, $R_i = 500 \text{ k}\Omega$, and $R_i = 1 \text{ M}\Omega$, find the overall voltage g_{sig} and the input resistance R_{in} for each circuit Netlecthe body effect. Do these circuits remind volt of opaling circuits? Comment.




Figure P5.124

(b)

5.125 For the two circuits in Problem 5.124 (shown in Fig. P5.124), we wish to consider their de bias design. Since v_{alg} has a zero de component, we short-circuit its generator. For NMOS transistors with $V_r = 0.6 \text{ V}$, find V_{or} , $k_n'(W/L)$, and V_i to bias each device at $I_D = 0.1 \text{ mA}$ and to obtain the values of g_n and r_o specified in Problem 5.124: namely, $g_m = 1 \text{ mA/V}$ and $r_o = 100 \text{ k}\Omega$. For $R_1 = 0.5 \text{ M}\Omega$, $R_2 = 1 \text{ M}\Omega$, and $R_1 = 10 \text{ k}\Omega$, find the required value of V_{DD} .

••5.126 In the amplifier shown in Fig. P5.126, transistors having $V_1 = 0.6 \text{ V}$ and $V_2 = 20 \text{ V}$ are operated at $V_{cs} = 0.8 \text{ V}$ using the appropriate choice of W/L ratio. In a particular application, Q_i is to be sized to operate at 10 μ A, while Q_i is intended to operate at 1 mA. For $R_1 = 2 \text{ k}\Omega$, the (R_1, R_2) network sized to consume only 1% of the current in R_{t} , v_{tot} having zero de component, and $l_1 = 10 \,\mu\text{A}$, find the values of R, and R, that satisfy all the requirements. (Hint: V, must be +2 V.) What is the voltage gain v_a/v_i ? Using a result from a theorem known as Miller's theorem (Chapter 9), find the input resistance R_{in} as $R_2/(1-v_o/v_i)$. Now, calculate the value of the overall voltage gain volves. Does this result remind you of the inverting configuration of the op amp? Comment. How would you modify the circuit at the input by using an additional resistor and a very large capacitor to raise the gain v_a/v_{as} to -5 V/V? Neglect the body effect.




Figure P5 126

5.127 Consider the bias design of the circuit of Problem 5.126 (shown in Fig. P5.126). For $k'_n = 200 \, \mu\text{A/V}^2$ and $V_{DD} = 3.3 \, \text{V}$, find $(W/L)_1$ and $(W/L)_2$ to obtain the operating conditions specified in Problem 5.126.

CHAPTER 6

Bipolar Junction Transistors (BJTs)

Introduction 351

- 6.1 Device Structure and
 Physical Operation 352
- 6.2 Current-Voltage Characteristics 365
- 6.3 BJT Circuits at DC 378
- 6.4 Applying the BJT in Amplifier Design 396
- 6.5 Small-Signal Operation and Models 403

- 6.6 Basic BJT Amplifier Configurations 422
- 6.7 Blasing in Bull Amil Fier Circuits 446
- 6.8 Discrete-Circuit BJT Amprifiers 45
- 6.9 Transistor Breakdown and Tempera Effects 463

Summary 465

Problems 466

IN THIS CHAPTER YOU WILL LEARN

- 1. The physical structure of the bipolar transistor and how it works
- 2. How the voilage between two terminals of the transistor controls the current that flows through the third terminal and the equations that describe these current-voltage characteristics.
- 3 How to analyze and design circuits that contain hipolar transistors, resistors, and do sources.
- 4. How the transistor can be used to make an amplifier.
- 5 How to obtain linear amplification from the fundamentally nonlinear BJT
- 6 The three basic ways for connecting a BUT to be able to construct amplifiers with different properties.
- 7 Practical circuits for bipolar transistor amplifiers that can be constructed by using discrete components.

Introduction

In this chapter, we study the offer major three-terminal device, the bipolar junction transistor (BIT). The presentation of the material in this chapter parallels but does not rely or that for the MOSELT in Chapter 5, thus, if desired, the BIT can be studied before the MOSET.

Three for minal devices are far more useful than two terminal ones, such as the cao less studied in Chapter 4 because they can be used in a multitude of applications ranging from stand amplification to the design of digital logic and memory circuits. The basic principle in olved is the use of the voltage between two terminals to control the current flowing in the fluid terminal. In this way, a three-terminal device can be used to realize a controlled source, which as we learned in Chapter 1 is the basis for amplifier design. Also, in the extreme, the control signal can be used to cause the current in the third or minal to change from zero to a large value, this afforcing the device to act as a switch. The switch is the basis for the malization of the legic inverter, the basic element of facilitate circuits.

The invention of the BTI in 1948 at the Bell Telephone Liberatories ashered in the era of solid state circuits, which led to electronics changing the way we work play, and indeed, live. The invention of the BTI also eventually led to the do uniance of information technology and the emergence of the knowledge-based economy.

The bipolar transis or emoved nearly three decades as the device of choice in the design of both discrete and integrated circuits. Although the MOSEL1 had been known

very early on, it was not until the 1970s and 1980s that it became a serious competitor of the BIT By 2009, the MOSEFT was undoubtedly the most widely used electronic device and CMOS technology the technology of choice in the design of integrated circuits. New enheless, the BJT remains a significant device that excels in certain applications for instance, the reliability of BJT circuits under severe environmental conditions makes there the dominant device in certain automotive applications

The BH remains popular in discrete circuit design, in which a very wide selection of BIT types are available to the designer. Here we should mention that the characteristics of the bipolar transistor are so well understood that one is able to design transistor circuis whose performance is remarkably predictable and quite insensitive to variations in device parameters.

The BIT is still the preferred device in very demanding analog circuit applications, but integrated and discrete. This is especially true in very high frequency applications such as radio frequency (RF) circuits for wireless systems. A very high-speed digital logic circuit family based on bipolar transistors, namely, emitter coupled logic, is still in use Finally bipolar transistors can be combined with MOSEETs to create innovative circuits that taxe advantage of the high input-impedance and low power operation of MOSFETs and me very high frequency operation and high current driving capability of bipolar transistors The resulting technology is known as BiCMOS, and it is finding increasingly larger areas it application (see Chapters 7, 8, 12, and 14).

In this chapter, we shall start with a description of the physical operation of the BH Though simple, this physical description provides considerable insight regarding the perter mance of the transistor as a circuit element. We then quickly move from describing curren flow in terms of electrons and holes to a study of the transistor terminal characteristics Circuit models for transistor operation in different modes will be developed and utilized in the analysis and design of transistor circuits. The main objective of this chapter is to develop in the reader a high degree of familiarity with the BJT. Thus, by the end of the chapter, the reader should be able to perform rapid first-order analysis of transistor circuits and to design single-stage transistor amplifiers.

6.1 Device Structure and Physical Operation

6.1.1 Simplified Structure and Modes of Operation

Figure 6.1 shows a simplified structure for the B4T. A practical transistor structure will be shown later (see also Appendix A, which deals with fabrication technology)

As shown in Fig. 6.1, the BIT consists of three semiconductor regions, the emitter region in type), the base region (p type), and the collector region (n type). Such a transistor is card an in in transistor. Another transistor, a dual of the igni as shown in Fig. 6.2, has a passa emitter an n-type base, and a p-type collector, and is appropriately called a pnp transistor

A terminal is connected to each of the three semiconductor regions of the transistor, will the terminals labeled emitter (E), base (B), and collector (C).

The transistor consists of two pn junctions, the emitter hase junction (EBI) and the collector-base junction (CBI). Depending on the bias condition (forward or reverse) of each of these functions, different modes of operation of the BTL are obtained, as showf !! Table 6.1. The active mode is the one used if the transistor is to operate as an amp, ter Switching applications (e.g. logic encuits) utilize both the cutoff mode and the saturation mode. As the name implies, in the cutoff mode no current flows because both junctions to reverse mased




Figure 6.1 A simplified structure of the upn transistor.




Figure 6.2 A simplified structure of the pup transistor

Table 6 1 8)T Modes of	Operation	
Mox	1.81	(1)
Cutoff	£ (n)	Reverse
Active	f r v ind	Reserve
Saluration	Lova	Fewerd

Is we will see shortly, charge, arriers of both polarities, that is electrons and bolis. farticipate in the current conduction process in a bipo ar transistor, which is the reason for the name bipolar.1

6.1.2 Operation of the npn Transistor in the Active Mode

Of the fit ee modes of operation of the B11, the active noce is the most important. Therefore we begin our study of the BHI by considering its physical operation in the active noce. This situation is illustrated in fig. 6.3 for the ngin transistor. Two external voltage sources, shown is batteries care used to establish the required bias conditions for active mode operation. The volume

It is should be contrasted with the siteation in the MOSIFF who exerteet younday 20 hours are earners of one type only elections in web line devices or holes hip channel delices it enter ones some referred to FETs as unipolar devices.

The national in this section assumes that the relider site in river the operation of the contriction under forward-bias conditions (Section 3.5).




Figure 6.3 turrent flow in an right transistor biased to i per ite as the active mode it Reverse cure a components die to or transistoria experiented miserally artiers are tool shown in

 Γ_n causes the p-type base to be higher in potential than the n-type emitter, thus forward biasing the emitter base junction. The collector base voltage Γ_n causes the n-type collector to be a range potential than the p-type base, thus reverse biasing the collector, base junction

Correct Flow. The forward bias on the enutter base junction will cause current to flow across this junction. Carrent will consist of two components, electrons injected from the emitter into the base, and holes injected from the base into the emitter. As will become apparent shortly, it is highly desirable to have the first component (electrons from emitter to base) at a much higher level than the second component (holes from base to emitter). This can be accomplished by Tabricating the device with a heavily doped emitter and a lightly doped base, that is, the device is designed to have a high density of electrons in the emitter and a low density of holes in the base.

The current that flows across the emitter—base junction will constitute the emitter current *t* as indicated in Fig. 6.3. The direction of *t* is "out of" the emitter lead, which, following the usall conventions, is in the direction of the positive-charge flow (hole current) and opposite to the direction of the negative charge flow (electron current), with the emitter current *t*, being equal to the sum of these two components. However, since the electron component is much larger than the hole component, the emitter current will be dominated by the electron component.

Let us now consider the electrons injected from the emitter into the base. These electrons will be **minority carriers** in the p-type base region. Because the base is usually very thin in the steady state the excess minority carrier (electron) concentration in the base will have an almost straight line profile as indicated by the solid straight line in Fig. 6.4. The electron concentration will be highest [denoted by n (0)] at the emitter side and lowest (zero) at the collector side. As in the case of any forward biased pn junction (Section 3.5), the concentration $n_p(0)$ will be proportional to $e^{inge^{i} P_T}$

This minority carrier distribution in the base results from the boundary conditions imposed by a two farctions. It is not in exporentially decay no distribution, which would resolt if the base feet were intribed track. Rather the first base courses the distribution to decay finearly. Furthermore is reverse bias on the collector base farction causes the decition concentration at the collector side of the base to be zen.




Figure 6.4. Profiles of minority-currier concentrations in the base and in the emitter of an npn transistor operating in the active mode: $v_{\theta\theta} > 0$ and $v_{\theta\theta} \geq 0$

$$n_{t}(0) = n_{p0}e^{v_{tE'}V_{T}} (6.1)$$

where n_i is the thermal equil brium value of the minority carrier (electron) concentration in the base region, c_{ij} is the forward base emitter bias voltage, and I_i is the thermal voltage, which is equal to approximately 25 mV at room temperature. The reason for the zero concentration at the collector side of the base is that the positive collector voltage c_{ij} causes the electrons at that end to be swept across the CBJ depletion region.

The tapered minority carrier concentration profile (Fig. 6.4) causes the electrons injected into the base to diffuse through the base region toward the collector. This electron diffusion current I_n is directly proportional to the slope of the straight-line concentration profile,

$$I_{n} = A_{E}qD_{n}\frac{dn_{p}(x)}{dx}$$

$$= A_{E}qD_{n}\left(-\frac{n_{p}(0)}{W}\right)$$
(6.2)

where I_t is the cross sectional area of the base-emitter junction (in the direction perpendicular to the page) g is the magnitude of the electron charge, D is the electron diffusivity in the base, and W is the effective width of the base. Observe that the negative slope of the minority carrier concentration results in a negative current I across the base, that is I flows from right to left (in the negative direction of V), which corresponds to the usual convention, namely, opposite to the direction of electron flow.

Some of the electrons that are diffusing through the base region will combine with holes, which are the majority carriers in the base. However, since the base is usually very thin and lightly doped, the proportion of electrons "lost" through this **recombination process** will be quite small. Nevertheless, the recombination in the base region causes the excess minority carrier concentration profile to deviate from a straight, ine and take the slightly concave shape indicated by the broken "ine in Fig. 6.4. The slope of the concentration profile at the EBJ is

O

slightly higher than that at the CBT with the difference accounting for the small number of electrons lost in the base region through recombination.

The Collector Current. From the description above we see that most of the diffusing electrons will reach the boundary of the collector base depletion region. Because the collector is more positive than the base (by volts), these successful electrons will be swept across in (B) depletion region into the collector. They will thus get "collected" to constitute the collector current i_C . Thus $i_C = I_n$, which will yield a negative value for i_C , indicating that i_C flows in the negative direction of the vaxis $i_C = i_C$ from right to left). Since we will take this to be he positive direction of i_C we can drop the negative sign in Eq. (6.2). Doing this and substituting for $n_C(0)$ from Eq. (6.1) we can thus express the confector current i_C as

$$I = -I e^{-\pi t^{1/4}\tau}$$
 (6.5)

where the saturation current I_s is given by

$$I_S = A_\ell q D_n n_{\rho 0} / W$$

Substituting $n_{p0} = n_e^2/N_A$, where n_e is the intrinsic carrier density and N_A is the doping concentration in the base, we can express I_S as

$$I_S = \frac{A_I q D_n n_i^2}{N_A W} \tag{6.4}$$

An important observation to make here is that the magnitude of i_c is independent of That is, as long as the collector is positive with respect to the base, the electrons that react the collector side of the base region will be swept into the collector and register as collector current

The saturation current I_5 is inversely proportional to the base width II and is directly proportional to the area of the FBJ. Expically I_1 is in the range of 10 - 4 to 10 - 4 (depending on the size of the device. Because I_1 is proportional to n_1 , it is a strong function of temperature, approximately doubling for every S C. rise in temperature. (For the dependence of n_1^2 on temperature, refer to Eq. 3.37.)

Since I is directly proportional to the function area (i.e., the device size) at will also be referred to as the scale current. Two transistors that are identical except that one has a LBJ area is in twice that of the other will have saturation currents with that same ratio 6 ≈ 2 . Thus for the same value of = the larger device will have a collector current twice that it is smaller device. This concept is frequently employed in integrated circuit design.

The Base Current. The base current is composed of two components. The first component i is due to the holes injected from the base region into the enutter region. This carrest component is proportional to e. The second component of base current is due though that have to be supplied by the external circuit in order to replace the holes lost from the base through the recombination process. Because i is proportional to the number of octions injected into the base, it also will be proportional to e. Thus the total base carrent $i_B = i_{BI} + i_{BD}$ will be proportional to e^{i_{BI}/V_T} , and can be expressed as a fraction of the collection of its collection of the collection of

$$i_R = \frac{i_\ell}{R}$$

That is,

$$l_B = \left(\frac{l_S}{\beta}\right) e^{v_{BL}/V_T} \tag{6.6}$$

where B is a transistor parameter.

For modern npn transistors, β is in the range 50 to 200, but it can be as high as 1000 for special devices. For reasons that will become clear later, the parameter β is called the common-emitter current gain.

The above description indicates that the value of β is highly influenced by two factors the width of the base region, B, and the relative dopings of the base region and the emitter region, N_1/N_0 . To obtain a high β (which is highly desirable since β represents a gain parameter) the base should be thin (B small) and lightly doped and the emitter heavily doped (making V, V small). For modern integrated circuit tabrication technologies, W is in the nanometer range.

The Emitter Current Since the current that enters a transistor must leave it, it can be seen from Fig. 6.3 that the emitter current i, is equal to the sum of the collector current i, and the base current in: that is,

$$i_E = i_C + i_B \tag{6.7}$$

Use of Eqs. (6.5) and (6.7) gives

$$\iota = \frac{\beta + 1}{\beta} i_C \tag{6.8}$$

That is,

$$I_{\tau} = \frac{\beta + 1}{\beta} I_{\varsigma} e^{v_{\alpha \varepsilon} / V_{T}}$$
 (6.9)

Alternatively, we can express Eq. (6.8) in the form

$$i_C = \alpha i_E \tag{6.10}$$

where the constant α is related to β by

$$\alpha = \frac{\beta}{\beta + 1} \tag{6.11}$$

Thus the emitter current in Eq. (6.9) can be written

$$i_{\mathcal{E}} = (I_{\mathcal{S}}/\alpha)e^{v_{\mathcal{E}}/V_{\mathcal{T}}} \tag{6.12}$$

Finally, we can use Eq. (6.11) to express β in terms of α , that is,

$$\beta = \frac{\alpha}{1 - \alpha} \tag{6.13}$$

It can be seen from Eq. (6.14) that α is a constant (for a particular transistor) that is less than but very close to unity. For instance, if $\beta = 100$, then $\alpha = 0.90$. Equation (5.13) reveals an important fact. Small changes in α correspond to very large changes it β . This mathematical ical observation maintests useft physically, with the result that transisto s of the same type may have widely different values of β . For reasons that will become apparent later, α_N called the common-base current gain.

Recapitulation and Equivalent-Circuit Models We have presented a first-order model for the operation of the npn transistor in the active mode. Basically, the forward-bias voltage causes an exponentiality related current i to flow in the collector terminal. The collector current is independent of the value of the collector voltage as long as the collector, base junction remains reverse biased; that is, $v_{CB} \ge 0$. Thus in the active mode the collector terminal behaves as an ideal constant current source where the value of the current is determined by //. The base current is a factor 1 β of the collector current, and the emitter current is equal to the sum of the collector and base currents. Since i is much smaller than i (i.e., $\beta = 1$), i, i. More precisely, the collector current is a fraction α of the emitter current, with α smaller than, but close to unity

This first order model of transistor operation in the active mode can be represented by the equivalent circuit shown in Fig. 6.5(a). Here, diode 1), has a scale current I, equa to (L, α) and thus provides a current i_i related to i_i according to Eq. (6.12). The current of the controlled source, which is equal to the collector current, is controlled by . accord ing to the exponential relationship indicated, a restatement of Eq. (6.3). This model is in essence a nonlinear voltage-controlled current source. It can be converted to the current controlled current source model shown in Fig. 6.5(b) by expressing the current of the controlled source as (21). Note that this model is also nonlinear because of the exponentia




Figure 6.5.1 args signal equivalent circuit models of the upn BTI operating in the forward active more

relationship of the current i through diode D, and the voltage ∞ . From this model we observe that if the transistor is used as a two port network with the input port between I and B and the output port between C and B (i.e., with B as a common terminal) then the current gain observed is equal to α . Thus α is called the common base current gain

Two other equivalent circuit models, shown in Fig. 6.5(c) and (d) may be used to represent the operation of the BJT. The model of Fig. 6.5(c) is essentially a voltage-controlled current source. However, here Gode D_i , conducts the base current and thus its current scale factor is I_i , β_i resulting in the i_i , i_i , relationship given in Eq. (6.6). By simply expressing the collector current as β_i , we obtain the current controlled current-source model shown in Fig. 6.5(d). From this intermodel we observe that if the transistor is used as a two-port network with the input port between B and F and the output port between C and F (i.e., with F as the common terminal), then the current gain observed is equal to β_i . Thus β_i is called the common emitter current gain

finally, we note that the models in Fig. 6.5 apply for any positive value of . # That is, unlike the models we will be discussing in Section 6.5, here there is no fin itation on the size of . # and thus these models are referred to as large-signal models.

Example 6

An npn transistor having $I_{N}=10^{-6}$ A and $\beta=100^{-6}$ is connected as follows. The emitter is grounded, the base is fed with a constant-current source supplying a decurrent of $10~\mu$ A, and the collector is connected to a 5-V dc supply via a resistance R of 3 k Ω . Assuming that the transistor is operating in the active mode, find V_{RF} and V_{N} . Use these values to verify active-mode operation. Replace the current source with a resistance connected from the base to the 5-V dc supply. What resistance value is needed to result in the same operating conditions?

Solution

If the transistor is operating in the active mode, it can be represented by one of the four possible equivalent circuit models shown in Fig. 6.5. Because the emitter is grounded, either the model in Fig. 6.5(c) or that in Fig. 6.5(d) would be suitable. Since we know the base current I_B , the model of Fig. 6.5(d) is the most suitable.




Figure 6.6 Circuits for Example 6.1

Example 6.1 continued

Figure 6.6(a) shows the circuit as described with the transistor represented by the model of Fig. 6.5(d). We can determine V_{RT} from the exponential characteristic of D_R as follows

$$V_{BE} = V_T \ln \frac{I_B}{I_S / \beta}$$

$$= 25 \ln \left(\frac{10 \times 10^{-6}}{10^{-17}} \right)$$

$$= 690 \text{ mV} = 0.69 \text{ V}$$

Next we determine the value of V_{CE} from

$$V_{CE} = V_{CC} - R_C I_C$$

where

$$I_C = \beta I_R = 100 \times 10 \times 10^{-6} = 10^{-3} \text{ A} = 1 \text{ mA}$$

Thus,

$$V_{CE} = 5 - 3 \times 1 = \pm 2 \text{ V}$$

Since V_0 at ± 2 V is higher than V_R at 0.69 V, the transistor is indeed operating in the active mode Now, replacing the (0) μ A current source with a resistance R_{μ} connected from the base to the 5-V de supply V_{CC} , as in Fig. 6.6(b), the value of R_B must be

$$R_B = \frac{V_{CC} - V_{BE}}{I_B}$$
$$= \frac{5 - 0.69}{10 \, \mu \, \text{A}} = 431 \, \text{k}\Omega$$

- Consider an *npn* transistor with $v_{RE} = 0.7 \text{ V}$ at $i_C = 1 \text{ mA}$. Find v_{RE} at $i_C = 0.1 \text{ mA}$ and 10 mA. 6.1 Ans. 0.64 \ 0.76 \
- Transistors of a certain type are specified to have β values in the range 50 to 150. Find the range of 6.2 their a values. Ans. 0.980 to 0.993
- Measurement of an npn BJT in a particular circuit shows the base current to be 14.46 μA , the emit-63 ter current to be 1.460 mA, and the base, emitter voltage to be 0.7 V. For these conditions, calculate α , β , and I_s Ans. 0.99; 100; 10 15 A
- Calculate β for two transistors for which $\alpha = 0.99$ and 0.98. For collector currents of 10 mA, find 6 4 the base current of each transistor. Ans. 99; 49; 0.1 mA; 0.2 mA

- A transistor for which I = 10 . A and B = 100 is conducting a collector current of 1 m.). Find 6.5 Also, find I_{st} and I_{st} for this transistor Ans. 747 5 mV; 1.01 × 10⁻¹⁰A; 10 "A
- For the circuit in Fig. 6-6(a) analyzed in Example 6.1, find the meximum value of A that will still 6.6 result in active-mode operation. Ans. $4.31 \text{ k}\Omega$

6.1.3 Structure of Actual Transistors

Figure 6.7 shows a more realistic, but still simplified, cross section of an eq.6, B11. Note that the collector virtually surrounds the emitter region, thus making it difficult for the electrons injected into the thin base to escape being collected. In this way, the resulting term of collected unity and \vec{p} is large. Also, observe that the device is *rot* symmetrical, and thus the emitter and collector cannot be interchanged. For more detail on the physical structure of actual devices, the render is referred to Appendix A.




Figure 6.7 Cross-section of an npn BJT.

The structure in Fig. 6.7 indicates also that the CBJ has a nucli larger area than the EB1. Thus the CB diode O has a saturation current / that is much larger than the saturation current of the 13 diode D. Typically I_i is 10 to 100 times larger than I_i (recall that $i=I_i$ $\alpha=I_i$).

FYERCISE

A particular transistor has $I = \{0, A \text{ and } \alpha = 1\}$ If the CB1 area is 100 times the area of the FB1 6.7 find the collector scale current I_{SC} . Ans. 10⁻¹³ A

d the emitter and collector his reversed that some CBUs forward brosed and the TBUs reverse bases the desice oper tex man radio alled the reverse acave mode. The resulting values of result placered or and provide Rader of mereverse transmich award in the values of mind prespectives. oblifted in the forward liet ve minde discussed above. Hence the reverse active mode his copractice. application. Ita MEST L'on the itterhand beare aperfectives, metreal device can operate equals well with its drain and source terminals interchanged

6.1.4 Operation in the Situration Mode

As mentioned above, for the BJI to operate in the active mode, the CBJ must be reverse biased. Thus far, we have stated this condition for the npn transistor as $c_{e,H} \ge 0$. However we know that a pn junction does not effectively become forward biased until the forward voltage across it exceeds approximately 0.4 V. It follows that one can maintain active-mode operation of an npn transistor for negative down to approximately 0.4 V. This is files trated in Fig. 6.8, which is a sketch of i, versus in tor an npn transistor operated with a constant emitter current I. As expected, i. is independent of ____, in the active mode, a sitnation that extends for , going negative to approximately 0.4 V Below this value of the CBJ begins to conduct sufficiently that the transistor leaves the active mode and enters the saturation mode of operation, where i_C decreases.

To see why ., decreases in saturation, we can construct a model for the saturated npn. transistor as follows. We augment the model of Fig. 6.5(c) with the forward conducting (B. diode D_C , as shown in Fig. 6.9. Observe that the current i_{BC} will subtract from the controiled-source current resulting in the reduced collector current i given by

$$i_C = I_S e^{i_{BE'}V_T} - I_{SC} e^{i_{BC'}V_T}$$
 (6.14)

The second term will play an increasing role as v_{BC} exceeds 0.4 V or so causing i, to decrease and eventually reach zero.

Figure 6.9 also indicates that in saturation the base current will increase to the value

$$I_{R} = \{I_{S}/\beta\}e^{V_{BE}/V_{T}} + I_{SC}e^{V_{BE}/V_{T}}$$
 (6.15)




Figure 6.8 The $t_i = v$, characteristic of an npn transistor fed with a constant emitter current / The transis for enters the saturat or m. Je of operation for 14 V, and the collector current diminishes

Saturation in a BIT means something completely different from that in a MOSIET. The saturation mode of operation of the BFL's analogous to the triode region of operation of the MOSILE (Oather Land University and University of the MOSILE). other hand, the saturation region of operation of the MOSEEL corresponds to the active mode of B.1

Figure 6.9 Modeling the operation of an npn transistor in saturation by augmenting the model of Fig. 6.5(c) with a forward conducting diode D_c . Note that the current through D_c increases t_0 and reduces t_0

Equations (6.14) and (6.15) can be combined to obtain the ratio $i=i_k$ for a saturated transistor. We observe that this ratio will be low_i than the value of β . Furthermore, the ratio will decrease as i_k is increased and the transistor is driven deeper into saturation. Because i_k of a saturated transistor can be set to any desired value lower than β by adjusting i_k , this ratio is known as forced β and denoted β _{forced}.

$$\beta_{\text{forced}} = \frac{I_C}{i_B}\Big|_{\text{saturation}} \le \beta$$
 (6.16)

As will be snown later, in analyzing a circuit we can determine whether the BJT is in the saturation mode by either of the following two tests:

- 1. Is the CBJ forward biased by more than 0.4 V?
- 2. Is the ratio i_C/i_B lower than β ?

The collector-to-emitter voltage (1) of a saturated transistor can be found from Fig. 6.9 as the difference between the forward-bias voltages of the EBJ and the CBJ.

$$V_{CE,\text{sat}} = V_{BE} - V_{BC} \tag{6.17}$$

Recalling that the CBJ has a much larger area than the FBJ, $V_{\rm c}$ will be smaller than $V_{\rm c}$, by 0.1 to 0.3 V. Thus,

$$V_{CEsat} \simeq 0.1 \text{ to } 0.3 \text{ V}$$

Typically we will assume that a transistor at the edge of saturation has $V_{CESM} = 0.3 \text{ V}$ while a transistor deep in saturation has $V_{CESM} = 0.2 \text{ V}$.

6.8 Use Eq. (6.14) to show that t_C reaches zero at

$$V_{CE} = V_T \ln(I_{SC}/I_S)$$

Calculate 1 tor a transistor whose CBI has 100 times the area of the FBI Ans. 115 mV

6.9 Use Eqs. 6.14), (6.15), and (6.16) to show that a BH operating in saturation with $k_0 = k_0$ has a forced β given by

$$\beta_{\text{forced}} = \beta \frac{e^{V_{\text{chap}}/V_{\text{f}}} - I_{\text{SC}}/I_{\text{S}}}{e^{V_{\text{chap}}/V_{\text{f}}} + \beta I_{\text{SC}}/I_{\text{S}}}$$

Find β_{torcel} for $\beta = 100$, $I_{SC}/I_{S} = 100$, and $V_{CE \, val} = 0.2 \, \text{V}$. Ans. 22.2

6.1.5 The pnp Transistor

The pnp transistor operates in a manner similar to that of the npn device described char Figure 6.10 shows a pnp transistor biased to operate in the active mode. Here the voltage i causes the p-type emitter to be higher in potential than the n-type base, thus forward-biase the emitter-base junction. The collector-base junction is reverse biased by the voltage ! which keeps the p-type collector lower in potential than the r-type base

Unlike the npu transistor, current in the pup device is mainly conducted by horse injected from the emitter into the base as a result of the forward bijs voltage 1. Since he component of civities current contributed by elections injected from base to emitter is kept smal, by using a lightly doped base, nost of the emitter current will be due to heles. The elections injected from base to an itter give rise to the first component of base current in Also, a number of the holes injected into the base will recombine with the majority car. ers in the base (ejectrons) and will thus be lost. The disappearing base electrons will have to be replaced from the external circuit, giving rise to the second component of base car rent, igo. The holes that succeed in reaching the boundary of the depotion egion of he collector-base junction will be attracted by the negative voltage on the collector litts these holes as The sweet cooks the depletion region into the collector and appear as colector current.

It can easily be seen from the above description that the current-voltage relationship of the pup transistor will be identical to that of the ppn transistor except that has to be replaced by Also, the large sign is active mode operation of the pup transistor carbo modeled by any of four equivalent circuits similar to those for the npn transistor in li-6.5. Two if these four circuits are snown in Fig. 6.11. Finally, we note that the partransistor can operate in the setaration mode in a manner analogous to that described for the m , device




Figure 6.10 Current flow in a pnp transistor biased to operate in the active mode




Figure 6.11 Two large-signal models for the pup transistor operating in the active mode

PARTICISES

Consider the model in Fig. 6.11(a) applied in the case of a *pnp* transistor whose base is grounded, the emitter is fed by a constant-current source that supplies a 2-mA current into the emitter terminal, and the collector is connected to a = 10-V dc supply. Find the emitter voltage, the base current and the collector current if for this transistor $\beta = 50$ and $I_3 = 10^{-14}$ A.

Ans. 0.650 V; 39.2 µA; 1.96 mA

6.11 For a pnp transistor having $I_s = 10^{-11}$ A and $\beta = 100$, calculate v_{ES} for $t_C = 1.5$ A. Ans. 0.643 V

6.2 Current-Voltage Characteristics

6.2.1 Circuit Symbols and Conventions

The physical structure used thus far to explain transister operation is rather cumbersome to employ in drawing the schematic of a multitransis or circuit. Fortunately, a very descriptive and convenient circuit symbol exists for the BIT. Figure 6—2(a) shows the symbol for the npn transistor, the pmp symbol is given in Fig. 6-12(b). In both symbols the emitter is cistinguished by an arrowheae. This distinction is important because, as we have seen in the last section, practical BJTs are not symmetric devices.

The polarity of the device *inpin* of *pnp*—is indicated by the direction of the arrowhead on the en itter. This arrowhead points if the direction of normal current flow in the emitter which is also the forward direction of the base emitter junction. Since we have adopted a drawing convention by which currents flow from top to bottom, we will always draw *pnp* transistors in the manner shown in Fig. 6.12(b) or c. with their emitters on top).

Figure 6.12 shows m_{th} and pm_{th} transistors biased to operate in the active mode. It should be mentioned in passing that the biasing arrangement show initiazing two devoltage sources






Figure 6.13 Voltage polarities and current flow in transistors biased in the active mode

is not a usual one and is used here in early to illustrate operation. Practical biasing school will be presented in Section 6.7. Figure 6.13 also indicates the reference and actual direct us of current flow throughout the transistor. Our convention will be to take the reference direction to coincide with the normal direction of current flow. Hence, normally we should not encounter a negative value for i_E , i_B , or i_C .

The convenience of the current drawing convention that we have adopted should recovered to use from Fig. 6.3. Note that currents flow from top to bottom and that voltages as higher at the op and lower at the bottom. The arrowhead on the emitter also implies us polarity of the emitter base voltage that should be applied in order to forward bras the emitter base polarity of the emitter base voltage that should be applied in order to forward bras the emitter base planetic in first a glance at the circuit symbol of the pup transistor, for example indicate that we hould make the emitter higher in voltage than the base (by the information of the circuit to flow into the emitter downward). Note that the symbol is means the voltage which the ematter A_i is higher han he base (B). Thus for a pup transistor operating to active mode A_i , is positive while in an upin transistor is positive.

From the discussion of Section 6.1 it fall we that an non transistor whose LB2 is forward hased will operate in the active mode as long as the collector voltage does not fall below that of the base by more than approximately 0.4.1. Otherwise, the transition leaves the active mode and enters the saturation region of operation.6

Table 6.2 Summary of the BJT Current-Voltage Relationships in the Active Mode

$$\frac{1}{16} = \frac{1}{16} $

Note: For the pnp transistor, replace var with "en

$$i_C = \alpha i_{\mathcal{E}}$$
 $i_B = (1-\alpha)i_{\mathcal{E}} = \frac{i_{\mathcal{E}}}{\beta+1}$
 $i_C - \beta i_B$ $i_{\mathcal{E}} = (\beta+1)i_B$
 $\beta = \frac{\alpha}{1-\alpha}$ $\alpha = \frac{\beta}{\beta+1}$
 $V_T = \text{thermal vortage} = \frac{kT}{q} \approx 25 \text{ mV} \text{ at noom temperature}$

In a parallel manner, the pup trans stor will operate in the active mode if the FBT is forward bused and the collector voltage is not allowed to use above that of the base by more than ti 2.1 or so. Otherwise, the CBJ becomes forward brased, and the pnp transistor enters the saturation region of operation.

For easy reference, we present in Table 6.2 a summary of the BJT carrent, voltage relationships in the active mode of operation

The Collector Base Reverse Current (1 80) In our discussion of current flow in transistors we ignored the small reverse currents carried by thermally generated minority carriers Although such currents can be safely neglected it modern transistors, the reverse current across the collector, base junction deserves some mertion. This current, denoted $I_{\rm in}$, is the reverse current flowing from collector to base with the emitter open circuited thence the subscript O(1). This current is usually in the nane ampere range, a value that is many times high er than is theoretically predicted value. As with the diode reve securrent T_{∞} contains a substantial leakage component, and its value is dependent on a repends strongly on temperature, approximately doubling for every 10°C rise.

It is interesting the minist the net vermode operation of the BH, with the corresponding mode of operalon of the MOSEEL The BT meds minimum of about 0.3 V, and the MOSEE Enceds a minimain equal to 1 ... which then oders to briothesis she the range 0.2 Visio 3.V. Thus we see a creat deal of similarity! Also note that reverse brising the cBH of the BH corresponds to purchine off the statuel of he MOSTET. This condition results in the collector current, dring current in the MOSTET nement rependent of the collector voltage (the oran voltage in the MOSEE L).

Lie temperature coefficient of the sed flerent ron in cold because the contains a substitutial leakage component

The transistor in the circuit of Fig. 6 14(a) has $\beta = 100$ and exhibits a τ_{BF} of 0.7 V at $i_C = 1$ m.) Design the circuit so that a current of 2 mA flows through the collector and a voltage of +5 V appears at the collector




Figure 6.14 Circuit for Example 6.2.

Solution

Refer to Fig. 6.14(b). We note at the outset that since we are required to design for I = +5 V, the CB will be reverse biased and the B4T will be operating in the active mode. To obtain a voltage 3 - +5 V the voltage drop across R must be 15 - 5 - 10 Now, since I = 2 mA the value of R should be selected according to

$$R_{\zeta} = \frac{10 \text{ V}}{2 \text{ mA}} = 5 \text{ k}\Omega$$

Since $v_{BF} = 0.7 \text{ V}$ at $i_C = 1 \text{ mA}$, the value of v_{BF} at $i_C = 2 \text{ mA}$ is

$$V_{BF} = 0.7 + V_T \ln\left(\frac{2}{1}\right) = 0.717 \text{ V}$$

Since the base is at 0 V, the emitter voltage should be

$$V_E = -0.717~\mathrm{V}$$

For $\beta = 100$, $\alpha = 100/101 = 0.99$. Thus the emitter current should be

$$I = \frac{I}{\alpha} = \frac{2}{0.99} = 2.02 \text{ mA}$$


Now the value required for R_E can be determined from

$$R_E = \frac{V_L - (-15)}{I_r}$$

$$=\frac{-0.717+15}{2.02}=7.07 \text{ k}\Omega$$


this completes the design. We should note, however that the calculations above were made with a degree of precision that is usually neither necessary nor justified in practice in view, for instance of the expected tolerances of component values. Nevertheless, we chose to do the design precisely ir order to illustrate the various steps involved.

- D6.12 Repeat Example 6.5 for a trans-stor labricated in a medern integrated-caren't process. Such a procees yields devices that exhibit larger | at the same i, because they have much smaller pinction areas. The de power supplies utilized in modern IC technologies (a. ii) the range of 1 V to 3 V Design a circuit similar to that shown in Fig. 6. 4 except that now the power supplies are 41.5. V and the B. I has $\beta = 100$ and exhibits of 0.5 V at r = 1 m.) Design the circuit so that a current of 2 m V flows through the collector and a voltage of +0.5 N appears at the collector. Ans. $R_F = 500 \ \Omega$; $R_F = 338 \ \Omega$
- In the circuit shown in Fig. 16. 3, the voltage at the emitter was measured and found to be -0.7 V. If $\beta = 50$, find I_E , I_B , I_C , and V_C .



Ans. 0.93 mA; 18.2 μA: 0.91 mA; +5.45 V

In the circuit shown in Fig. 1 (-14 measure nent indicates 1) to be + 0.5 and 1, to be +1.75 6,14 What are cound pilot this transistor. What voltage foldo you expect at the collector?



6.2.2 Graphical Representation of Transistor Characteristics

It is sometimes useful to describe the transistor i characteristics graphically. Figure 6.3 shows the i_C - v_{RE} characteristic, which is the exponential relationship

$$I_C = I_S e^{i_{Hr'}I_T}$$

As in silicon diodes, the voltage across the emitter base junction decreases by about 2 mV for each rise of 1°C in temperature, provided the junction is operating at a constant of rent. Figure 6. In illustrates this temperature dependence by depicting $i = \frac{1}{4}$ curves for an approximation at three different temperatures.

The information of the BIT scounterpart of the information of the MOSELI Instance an important attribute. In both cases the voltage has to exceed a "threshold. For the device toor dues apprecianty. In the case of the MOSELI, there is a formal threshold voltage, V, which less the cultion the range of 0.4 V to 0.8 V. For the BIT, there is an "apparent threshold of approximation of V. The included the MOSELI is parabolic, and thus is less steep than the characteristic of the BIT. This difference has a direct and significant implication for the value transcendictant in realized with each device.




Figure 6.15 The re-tion characteristic for an npn transistor




Figure 6.16 Effect of temperature on the t_c - v_{at} characteristic. At a constant emitter current (broken line), v_n , changes by $-2 \text{ mV}/{}^{\circ}\text{C}$.

District:

6.15 Consider a proportransistor with 1000 Value 1 m V Let the base be grounded the smitter be fed by a 2 mA constant current source, and the collector be connected to a 5 V supply to rough a kΩ resistance. If the temperature increases by 50 C, fit diffice langes in confidence and collector voitages. Neglect the effect of I_{cso} Ans. ~60 mV: 0 V

623 Dependence of i on the Collector Voltage—The Early Effect

When operated in the active region, practical BHs show some dependence of the collector current on the collector voltage, with the result that unlike the graph shown in Fig. 6.8, then the characteristics are not perfectly horizontal straight lines. To see this dependence hore cearly, consider the conceptual circuit shown in Fig. 6.1 (a). The transistor is connected in






Figure 6.17 (a) Conceptual circuit for measuring the i, -vis characteristics of the BJT. (h) The ic - very characteristics of a practical BJT

the common-emitter configuration, the is, here the emitter so ves as a configuration. between the applicand output perts. The voltage 4 can be set to any desired value by an ing the desprace connected between base and entitled. At each value of V_{ij} the core proing a characteristic curre can be measured point by point by varying the descripconnected between cobjector and enotter and measuring the corresponding collector carry The result is the family of zerocharacteristic curves shown in Leg. 6 l. Televand known. common-emitter characteristics.

At low values of a clower than about 0.3.V has the collector voltage goes below that " the base by nore than 0.4 V, the collector base junction becomes forward biasecure transistor serves the cerve mode and enters the saturation mode. Shortly, we shall see the details of the resources in the saturation region. At this time, however we wish? examine the characteristic curves in the active region in detail. We observe that the con-steristic carves, though still smallest mes, have finite slope for fact when extrapolated for characteristic times meet at a point on the negative axis, at 1. The voltage of positive number is a paramete, for the particular BH, with typical values in the rates 10 V to 100 V. I. is called the Farly voltage, after J. Vi. Far v. the en incering scientist wifirst studied this phenomenon.

Macayen value of mereasing increases the reverse bias voltage on the collection base function, and thus, hereases the width of the depletion region of this juneton defeat. Fig. 6.3). This in turn results in a decrease in the **effective base width** # | Recolling # | Co. inversely proportional to # (L. 64) we see that / will necesse and that a marcases for portorially. This is the harry effect, bor obvious reasons it is also known as the base-width moduation effect

^{*} Recall that the MOSFET's counterpart is the channel-length modulation effect. These two ethers remarkably similar and base high, and the and name has effect

373

The linear dependence of t on t, can be explicitly accounted for by assuming that I_{t} remains constant and including the factor $(1 + v_{t,T} - I^{T})$ in the equation for t as follows

$$I_{c} = I_{S}e^{-\frac{r}{r}}\left(1 + \frac{r^{r}}{\Gamma_{1}}\right) \tag{6.18}$$

The nonzero slope of the $i_i = i_j$ straight lines indicates that the output resistance looking into the collector is not infinite. Rather, it is finite and defined by

$$r_o = \left[\frac{\partial l_C}{\partial v_{CE}} \Big|_{v_{BF} = \text{constant}} \right]^{-1}$$
 (6.19)

Using Eq. (6.18) we can show that

$$r_o = \frac{V_A + V_{CE}}{I_C} \tag{6.20}$$

where I and V_{ij} are the coordinates of the point at which the BJT is operating on the particular i_{ij} curve i.e., the curve obtained for i_{ij} equal to constant value V_{ij} at which Eq. (6.19) is evaluated). Alternatively, we can write

$$r_o = \frac{V_A}{I_c'} \tag{6.21}$$

where I_0' is the value of the collector current with the Early effect neglected. That is

$$I_C' = I_S e^{V_{gg}/V_T} \tag{6.22}$$

It is rarely necessary to include the dependence of i on i, in dobias design and analysis that is performed by hand. Such an effect, however, can be easily included in the SPICE simulation of circuit operation, which is frequently used to "fine-tune" pencil-and-paper analysis or design.

The finite output resistance r can have a significant effect on the gain of transistor amplifiers. This is particularly the case in integrated—circuit amplifiers, as will be shown in chapter 7. Fortunately, there are many situations in which r can be included relatively easily in pencil-and-paper analysis.

The output resistance r can be included in the circuit model of the transistor. This is illustrated in Fig. 6.18, where we show the two large signal circuit models of a common-emitter npr transistor operating in the active mode, those in Fig. 6.5(c) and (d), with the resistance r connected between the collector and the emitter terminals.

- 6.16 Use the circuit model in Fig. 6 18(a) to express I in terms of extension and I, and thus show that this circuit is a direct representation of Eq. (6.18).
- 6.17 Find the output resistance of a BJT for which $I_{\rm c}=10.0$ V at $I_{\rm c}=0.1$, $I_{\rm c}$ and $I_{\rm c}=0.1$, $I_{$
- 6.18 Consider the circ int in Fig. 6.17(a). At V = 1.V, V_{ij} is adjusted to yield a collector current of 1 m.A. Then, while V_{ij} is kept constant, V_{ij} is raised to 11.V. Find the new value of V_{ij} . For this transistor $V_{ij} = 100 \text{ V}$.

Ans. 1.1 mA




Figure 5.18 arge signs considered timode of an $m \in \mathbb{R}^{+}$ operating in the active mode in the common-emitter configuration with the output resistance r_{ij} included.

6 2 4 An Alternative Form of the Common-Emitter Characteristis

An alternative way of expressing the transistor common confitter characteristics is illustrate.

Fig. 6.19. Here the base current t_k rather than the base common voltage. It used as a parameter. That is each to curve is measured with the base ted with a constant current to those in Fig. 6.17 from 6.19(c) shows an expanded view of the characteristics in the saturation region.

The Common Emitter Current Gain ∞ . In the active region of the characteristics shown. Fig. 6.19(b) we have identified a particular point Q. Note that this operating point for the transitions characterized by a base current I_{ij} , a collector current I_{ij} and a collector lemitter voitage. The ratio I_{ij} is the transistor B. However, there is another way to measure B change the pastument by an increment ΔI_{ij} and measure the resulting increment ΔI_{ij} , while keeping I_{ij} or stant. This is a lustrated in Fig. 6.19(b). The ratio ΔI_{ij} , should, according to our study thus I_{ij} yield an identical value for B. It turns out however, that the latter value of B icalled incomes, or ac, B is a little different from the de B (e., I_{ij}). Such a distinction, however is too sufficient our needs in this book. We shall use B to denote both define and incremental values.

The Saturation Vertage V, and Saturation Resistance R. Refer next to be expanded view of the common-emitter characteristics in the saturation region shown in a ℓ -19(c). The "bunching together of the curves in the saturation region implies that their cremental β is lower there than in the active region. A possible operating point in the saturation region is that labeled X. It is characterized by a base current I_R , a collector carefully, and a collector emitter voltage I_R . From our previous discussion of saturation for that $I_{Coll} = \beta_{forced} I_B$, where $\beta_{forced} < \beta_{collector}$.

The r_i curves in saturation are rather sleep, indicating that the saturated transseexhibits a low collector-to-emitter resistance R_{ij} for

$$R_{CEsat} = \frac{\partial v_{CE}}{\partial i_{\epsilon}}\Big|_{\substack{i_{\beta} = i_{\beta} \\ i_{\beta} = i_{\beta}}}$$
(6.2)

Typically, R_{CEsst} ranges from a few ohms to a few tens of ohms.

^{*}Manufacturers of hipclar transistors use n—to denote the de value of β and h, to denote the neterated β . These symbols come from the α parameter description of two port networks (see Append) with the subscript I (I) denoting to ward and I to i denoting common emitter




Figure 6.19 Common control characteristics for Basic of circuit vote that in the the new pital scale is Apail 1 di fromd the crient to show he sa uration region in socie detail. A unach greater expansion of the saturation region is shown in (c)

That the collector to emitter resistance of a saturated BJI is small should have been anticipated from the fact that be ween C and E we now have two forward conducting diodes in senes¹¹ (see also Fig. 6.9).

In the certesponding mode of operation for the MOSEEL the triode region, the resistance between drain and source is small because it is the resistance of the continuous (non-pinched of)) channel

A simple model for the saturated BJT is shown in Fig. 6.20. Here V_{Re} is assumed on stant, approximately 0.7 V) and V_{Re} also is assumed constant, $V_{CRR} = 0.2 \text{ V}$. That is we have neglected the small saturation resistance R_{Re} at for the sake of making the mide is ple for hand calculations.




Figure 6.20 A simplified equivalent area, model of the saturated transistor

Example 6.3

For the circuit in Fig. 6.21, it is required to determine the value of the voltage V_{cs} that results in the transistor operating

- (a) in the active mode with $V_{CF} = 5 \text{ V}$
- (b) at the edge of saturation
- (c) deep in saturation with $\beta_{\text{forced}} = 10$

For simplicity, assume that V_{Hr} remains constant at 0.7 V. The transistor β is specified to be 50




Figure 6.21 Circuit for Example 6.3.

Solution

(a) To operate in the active mode with $V_{CE} = 5 \text{ V}$,

$$I_C = \frac{V_{CC} - V_{CE}}{R_C}$$
$$= \frac{10 - 5}{1 \text{ k}\Omega} - 5 \text{ mA}$$

$$I_B = \frac{V_0}{\beta} = \frac{8}{50} = 0.1 \text{ mA}$$

Now the required value of V_{SB} can be found as follows:

$$V_{BB} = I_B R_B + V_{BF}$$

= 0.1 × 10 + 0.7 = 1.7 V

(b) Operation at the edge of saturation is obtained with $V_{CF} = 0.3 \text{ V}$ Thus

$$I_C = \frac{10 - 0.3}{1} = 9.7 \text{ mA}$$

Since, at the edge of saturation, I_C and I_B are still related by β .

$$I_B = \frac{9.7}{50} = 0.194 \text{ mA}$$

The required value of V_{BB} can be determined as

$$V_{BB} = 0.194 \times 10 + 0.7 = 2.64 \text{ V}$$

(c) To operate deep in saturation,

$$V_{CE} = V_{CEqt} = 0.2 \text{ V}$$

Thus,

$$I_C = \frac{10 - 0.2}{1} = 9.8 \text{ mA}$$

We then use the value of forced β to determine the required value of I_B as

$$I_B = \frac{I_C}{\beta_{\text{freed}}} = \frac{9.8}{10} = 0.98 \text{ mA}$$

and the required V_{BB} can now be found as

$$V_{BB} = 0.98 \times 10 + 0.7 = 10.5 \text{ V}$$

Observe that or ce the transistor is in saturation, increasing $\Gamma_{\kappa s}$ and this I_{κ} results to negligible change in I since I, will change only slightly. Thus it is said to saturate, which is the origin of the name "saturation mode of operation."

- Repeat Example 6.3 for $R_{c'} = 10 \text{ k}\Omega$. Ans. 0.8 V, 0.894 V; 1.68 V
- **6.20** For the circuit in Fig. 6.21, find V_{CE} for $V_{BB} = 0 \text{ V}$.
- 6.21 For the circuit in Fig. 6.21, let it, be set to the veide obtained in example 6.5 partial namels 1 - 17 V Ver Iv that the trans stor is indeed operating in the active mode. Now while keeping Constant, find that value to which it is should be mere used in order to obtain to operation at the edge of saturation, and (b) operation deep in saturation with $\beta_{\rm esc.}=10$

Ans. (a) 1.94 k Ω ; (b) 9.8 k Ω


6.3 BJT Circuits at DC

We are now ready to consider the analysis of BJT circuits to which only devolutes at applied in the tohowing examples we will use the simple model in which 1, of 1 on due me transistor is 0.2 V and 1, of a saturated transistor is 0.2 V, and we will near the Early effect. Better nodes can, of course he used to obtain note accurate results II however is usually coline ed at the expense of speed of analysis, and more importants could injecte the circuit designers abolity to gain insight regarding circuit behavior Acrate results asmale chorate models can be obtained using circuit simulation with SPICE This is an ost aways done in the final steges of a design and certainly before circuit labrice tion Compath similation however, s not a substitute for quick pencil and piper (rea tax sis, ar essentia, ability that aspring encurt designers must muster. The following serof examples is a step in that direction.

As will be seen, in analyzing a circuit the first question that one must answer is . which mode is the transistor operating? In some cases, the answer will be obvious for mstance, and tex check of the terminal so takes will indicate whether the transistoris at off or conducting. If it is conducting, we have to determine whether it superating it is a five mode or in saturation. In some cases, however, this may not be obvious. Needess: say, as the reader gains practice and experience in transistor circuit analysis and design in a issuer will be apparent in a nech larger proportion of problems. The answer, however care always be determined by utilizing the following procedure:

Assume that the transistor is a perature in the active mode, and proceed to determine to various soliages and carrents that correspond. Then check for consistency of the results with the assumption of active-mode operation, that is, is v_{c_R} of an *npn* transistor greater the -0.4 V (or v_{cs} of a pup transistor lower than 0.4 V)? If the answer is yes, then our last s complete. If the answer is need same saturation mode operation, and proceed to determine currents and voltages and then to check for consistency of the results with the assuript of the saturation mode operation. Here the test is usually to compute the ratio I = I, and to sent that it is lower train the transist in β (i.e., $\beta = -\beta$). Since β for a given transistor type variety over a wide range. 12 one must use the lowest specified β for this test. Finally, note that he order of these two assumptions can be reversed. As a further aid to the reader we provid. a Table 6.3 a surmary of the conditions and models for the operation of the BIT in its three possible modes.

That is, if one buys BJTs of a certain part number if conduction of conductions only that their conductions o Bloom a compression as see 180



Consider the circuit shown in Fig. 6.22(a), which is redrawn in Fig. 6.22(b) to remind the reader of the convention employed throughout this book for indicating connections to de sources. We wish to analyze this circuit to determine all node voltages and branch currents. We will assume that β is specified to be 100.




Figure 6.22 Analysis of the circuit for Example of European Education to control of the residence of the control used in this book to show connection to the pewer supply (c) in a visco with the steps in inhered

Solution

Glancing at the circuit in Fig. 6.22(a), we note that the base is connected to ± 4 V and the critter is connected to ground through a resistance R_F . Therefore, it is safe to conclude that the base emitter reaction

will be forward by sed. Assuming that theses the case and assuming that V_p is approximately 0.7 V, it follows that the emitter voltage will be

$$V_E = 4$$
 $V_{BE} = 4 - 0.7 = 3.3 \text{ V}$

We are now in an opportune position, we know the voltages at the two ends of R_i and thus can determine the current I_i through it,

$$I_E = \frac{V_E - 0}{R_E} = \frac{3.3}{3.3} = 1 \text{ mA}$$

Since the collector is connected through R to the ± 10 -V power supply it appears possible that the collector voltage will be higher than the base voltage which impries active-mode operation. Assuming that this is the case, we can evaluate the collector current from

$$I_C = \alpha I_E$$

The value of α is obtained from

$$\alpha = \frac{\beta}{\beta + 1} = \frac{100}{101} = 0.99$$

Thus I_c will be given by

$$I_C = 0.99 \times 1 = 0.99 \text{ mA}$$

We are now in a position to use Ohm's law to determine the collector voltage V_C ,

$$V_C = 10 - I_c R_C = 10 - 0.99 \times 4.7 \approx +5.3 \text{ V}$$


Since the base is at +4 V, the collector base function is reverse biased by 1.3 V, and the transistor is indeed in the active mode as assumed.

It remains only to determine the base current I_a , as follows:

$$l_B = \frac{l_s}{\beta + 1} = \frac{1}{101} \simeq 0.01 \text{ mA}$$

Before leaving this example we wish to emphasize strongly the value of carrying out the analysis directly or the circuit diagram. Or is in this way will one be able to analyze complex circuits in a reasonable length of time. Figure 6.27(c) if distrates the above analysis or the circuit diagram, with the order of the analysis steps indicated by the circled numbers.

We wish to analyze the circuit of Fig. 6.23(a) to determine the voltages at all nodes and the currents through all branches. Note that his circuit is identical to that of Fig. 6.22 except that the voltage at the base is row +6.3. Assume that the transistor plus specified to be at least 50.






Figure 6.23 Analysis of the circuit for fixing part 5. Sole that the air led run bersonescate the order of the air sole

Solution

With +6 V at the base, the base-emitter junction will be forward biased; thus,

$$V_{E} = +6 - V_{RE} = 6 - 0.7 - 5.3 \text{ V}$$

and

$$t_2 = \frac{5.3}{3.3} = 1.6 \,\mathrm{m}^3$$

Now, assuming active-mode operation, $I_C - \alpha I_F = I_F$; thus,

$$V_C = +10 - 4.7 \times I_C = 10 - 7.52 = 2.48 \text{ V}$$

The details of the analysis performed above are illustrated in Fig. 6.23(b).

Since the collector voltage colculated appears to be less than the base voltage by $3.52~V_{\odot}1$ follows that our original assumption of active raide operation is meorreet. In fact, the transistor has to be in the value and mode. Assuming this to be the case, the values of V_{\odot} and I_{\odot} will remain unchanged. The collector voltage, however, becomes

$$V_C = V_E + V_{CE_{\text{sat}}} = +5.3 + 0.2 = +5.5 \text{ V}$$

from which we can determine I_c as

$$I_C = \frac{4.10 - 5.5}{4.7} = 0.96 \text{ mA}$$

and I_n can now be found as

$$I_B - I_C = 1.6 - 0.96 = 0.64 \text{ mA}$$

Thus the transistor is operating at a forced β of

$$\beta_{\rm total} = \frac{I}{I_0} = \frac{0.96}{0.64} = 1.5$$

Since β is less than the minimum, specified value of β the transistor is indeed saturated. We should emphasize here that in testing for subtration, he minimum value of β should be used. By the same toker, if we are designing a circuit in which a transistor is to be saturated, the design should be based on the minimum specified β . Obviously, if a transistor with righer values of β will also be saturated. The details of the malvs stare shown in Fig. 6.23(c), where the order of the steps used is indicated by the circled numbers.

We wish to analyze the circuit in Fig. 6.24(a) to determine the voltages at all nodes and the currents through all branches. Note that this circuit is identical to that considered in Examples 6.4 and 6.5 except that now the base voltage is zero.




Figure 6.24 Example 6.6 (at circuit branglys), with the stage of the analysis steps indicated by line ediminibuts

Solution

Since the base is at zero volts and the emitter is connected to ground through R—the base lentiliter function cannot conduct and the emitter current is zero. Note that this situation will obtain as long as the voltage at the base is less than 0.5 V or so. Also, the collector, base function cannot conduct, since the n-type collector is connected through R to the positive power supply while the p-type base is at ground. It follows that the collector current will be zero. The base current will also have to be zero, and the transistor is in the cutoff mode of operation.

The emitter voltage will be zero, while the collector voltage will be equal to +10 N, since the voltage drops across R and R are zero. Figure 6.24(b) shows the analysis details.

EXERCISES

- D6.22 for the circuit in Fig. 6.22(a). If id the highest voil tige to which the base can be raised while the transistor remains in the active mode. Assume $\alpha \approx 1$.

 Ans. +4.7 V
- **D6.23** Redesign the circuit of Fig. 6.22(a) (i.e., find new values for R, and R) to establish a cohector current of C5 m V and a reverse-bias voltage on the collector, base juried or of 2 V. Assume $R = 6.6 \log R = 8 \log 2$
 - 6.24 For the circuit in Fig. 6.23(a), find the value to which the base voltage should be changed so has the transistor operates in saturation with a forced β of 5.
 Ans. +5.18 V

We want to analyze the circuit of Fig. 6.25(a) to decerning the voltages at all nodes and the currents through all branches.




Figure 6.25.1 xample 6.2 (a) circuit, (b) chaixsis, will the steps indicated by circled numbers

Solution

The base of this pup transistor is grounded, while the emitter is connected to a positive supply $(1 - \pm 10 \text{ V})$ through R. It follows that the emitter-base junction will be forward biased with

$$V_E = V_{ER} \simeq 0.7 \text{ V}$$

Thus the emitter current will be given by

$$I_{\mathcal{E}} = \frac{V^* - V_{\mathcal{E}}}{R_{\mathcal{E}}} = \frac{10 - 0.7}{2} = 4.65 \,\text{mA}$$

Since the collector is connected to a negative supply chore negative than the base voltage) through R_c at s possible that this transistor is operating in the active mode. Assuming this to be the case, we obtain

$$I_C = \alpha I_F$$

Since no value for β has been given, we shall issume β = 100, which results in α =1.99. Since large vari attons in eta result in small differences in lpha, this issumption will not be critical as far as determining the value of l_i is concerned. Thus,

$$I_C = 0.99 \times 4.65 = 4.6 \text{ mA}$$

The collector voltage will be

$$V_{C} = V^{-} + I_{C}R_{C}$$

= -10 + 4.6 × 1 = -5.4 V

Thus the collector base junction is reverse biased by 5.4 V and the transistor is indeed in the active mode, which supports our original assumption.

It remains only to calculate the base current,

$$I_{B} = \frac{I_{E}}{\beta + 1} = \frac{4.65}{101} = 0.05 \,\text{mA}$$

Obviously, the value of peritically affects the base current. Note, nowever, that in this circuit the value of β will have no effect on the mode of operation of the transistor. Since β is generally an ill-specified parameter this circuit represents a good design. As a rule, one should strive to design the circuit such that its porton mance is as insensitive to the value of β as possible. The analysis details are illustrated in Fig. 6.25(b).

EXERCISES

D6 25 For the circuit in Fig. 6.28(a), find the largest value to which R can be raised while the transistor remains in the active mode

Ans. 2.26 ks2

D6-26 Redes gn the circuit of Fig. 6.25(a) (i.e., find new values for R, and R) to establish a collector current of t mA and a reverse bias on the collector, base function of 4.V. Assume $\alpha=1$.

Ans. $R_E=9.3~{\rm k}\Omega$; $R_C=6~{\rm k}\Omega$

Example 6.8

We want to inalyze the circuit in Fig. 6.26(a) to determine the voltages at all nodes and the currents in all branches. Assume $\beta = 100$.




Figure 6.26 Example 6.8: (a) circuit (b) analysis with the steps indicated by the circled mar bers

Solution

The base-emitter junction is clearly forward biased. Thus,

$$I_R = \frac{+5 - V_{UV}}{R_B} = \frac{5 - 0.7}{100} = 0.043 \text{ mA}$$

Assume that the transistor is operating in the active mode. We now can write

$$I_C = \beta I_R = 100 \times 0.043 = 4.3 \text{ mA}$$

The collector voltage can now be determined as

$$V_C = +10 - I_c R_C = 10 - 4.3 \times 2 = +1.4 \text{ V}$$

Since the base voltage V_n is

$$V_B = V_{BE} \simeq +0.7 \text{ V}$$

it follows that the collector, base junction is reverse-biased by 0.7 V and the transistor is indeed in the active mode. The emitter current will be given by

$$I_E = (\beta + 1)I_B = 101 \times 0.043 \approx 4.3 \text{ mA}$$

We note from this example that the collector and emitter currents depend critically on the value of β . In fact, if β were 10° s higher, the transistor would leave the active mode and enter saturation. Therefore this clearly is a bad design. The analysis details are illustrated in Fig. 6.26(b).

EXERCISE

D6.27 The circuit of Fig. 6.26(a) is to be fabricated using a transistor type whose β is specified to be in the range of 50 to 150. That is, individual units of this same transistor type can have β values anywhere in this range. Redesign the circuit by selecting a new value for R so that all fabricated circuits are guaranteed to be in the active mode. What is the range of collector voltages that the fabricated circuits may exhibit?

Ans. $R_c = 1.5 \text{ k}\Omega$; $V_c = 0.3 \text{ V to } 6.8 \text{ V}$

We want to analyze the circuit of Fig. 6.27 to determine the voltages at all nodes and the currents through all branches. The minimum value of β is specified to be 30




Figure 6.27 Example 6.9 (a) circuit; (b) analysis with steps numbered.

Solution

A quick glance at this circuit reveals that the transistor will be either active or saturated. Assuming active-mode operation and neglecting the base current, we see that the base voltage will be approximately zero colts, the emitter voltage will be approximately $\pm 0.7 \, \mathrm{V}$, and the cmitter current will be approximately $\pm 3.7 \, \mathrm{M}$. Since the maximum current that the collector car support while the transistor remains in the active mode is approximately $0.5 \, \mathrm{mA}$, it follows that the transistor is definitely saturated.

Assuming that the transistor is saturated and denoting the voltage at the base by V_s (refer to Fig. 6.27b), it follows that

$$V_{E} = V_{B} + V_{EB} = V_{B} + 0.7$$

$$V_{C} = V_{E} - V_{ECsat} = V_{B} + 0.7 - 0.2 = V_{B} + 0.5$$

$$I_{E} = \frac{+5 - V_{E}}{1} = \frac{5 - V_{B} - 0.7}{1} = 4.3 - V_{B} \quad \text{mA}$$

$$I_{B} = \frac{V_{B}}{10} = 0.1 V_{B} \quad \text{mA}$$

$$I_{C} = \frac{V_{C} \quad (-5)}{10} = \frac{V_{B} + 0.5 + 5}{10} = 0.1 V_{B} + 0.55 \quad \text{mA}$$

Using the relationship $I_k = I_R + I_R$, we obtain

43
$$V_B = 0.1T_B + 0.1T_B + 0.55$$

which results in

$$T_4 = \frac{3.75}{1.2} = 3.13 \text{ Å}$$

Substituting in the equations above, we obtain

$$T_{\rm p}=3.83\,{\rm V}$$

$$I_E = 1.17\,\mathrm{mA}$$

$$I_c = 0.86 \,\mathrm{mA}$$

$$I_B = 0.31 \text{ mA}$$

from which we see that the transistor is saturated, since the value of forced β is

$$\beta_{\text{toreed}} = \frac{0.86}{0.31} = 2.8$$

which is much smaller than the specified minimum β

We want to analyze the credit of Fig. 6.28(a) to determine the voltages at all nodes and the currents through all branches. Assume $\beta = 100$.




Figure 6.28 Circuits for Example 6.10.

Solution

The first step in he analysis consists of simplifying the base circuit using Theyemn's theorem. The result is shown in Fig. 6 28(b), where

$$s_n = 16 \frac{R_{t_{\perp}}}{R_{B1} + R_{B2}} = 15 \frac{50}{100 + 50} = +5 \text{ V}$$

$$R_{BB} = R_{B1} || R_B, \approx 100 || 50 = 33.3 \text{ k}\Omega$$

To evaluate the base or the emitter current, we have to write a loop equation around the teop labeled 1 in Fig. 6.28(b). Note, however, that the current through $R_{\rm ex}$ is different from the current through $R_{\rm ex}$ hope equation will be

$$V_{BB} = I_B R_{BB} + V_{BE} + I_F R_E$$

Now, assuming active-mode operation, we replace I_n with

$$I_B = \frac{I_E}{\beta + 1}$$

and rearrange the equation to obtain

$$I_{\rm E} = \frac{||b_B||^{-1}|b_B|}{R_F + [R_{BR}/(\beta + 1)]}$$

For the numerical values given we have

$$I_E = \frac{5 - 0.7}{3 + (33.3/101)} = 1.29 \text{ mA}$$

The base current will be

$$I_B = \frac{1.29}{101} = 0.0128 \,\mathrm{mA}$$

The base voltage is given by

$$V_B = V_{BE} + I_E R_E$$

- 0.7 + 1.29 × 3 = 4.57 V

We can evaluate the collector current as

$$I_C = \alpha I_F = 0.99 \times 1.29 = 1.28 \text{ mA}$$

The collector voltage can now be evaluated as

$$V_C = +15 - I_C R_C = 15 - 1.28 \times 5 = 8.6 \text{ V}$$

It follows that the collector is higher in potential than the base by $4.03 \, \mathrm{V}$, which means that the transistor is in the active mode, as had been assumed. The results of the analysis are given in Fig. 6.28(c. 6).

EXERCISE

6.28 If the transistor in the circuit of I_{12} to 28(a) is replaced with another having half the value of J_1 and express the charge in J_2 is a percentage Ans. $I_2 = 1.15$ mA; -10%

We want to analyze the circuit in Fig. 6.29(a) to determine the voltages at all nodes and the currents through all branches




Figure 6.29 Circuits for Example 6.11.

Solution

We first recognize that part of this circuit is identical to the circuit we analyzed in Example 6.10—namely the circuit of Fig. 6.28(a). The difference, of course, is that in the new circuit we have an additional

transistor Q, together with its associated resistors R and R_i . Assume that Q is still in the active mode. The following values will be identical to those obtained in the previous example.

$$V_{B1} = +4.57 \text{ V}$$
 $I_{E1} = 1.29 \text{ mA}$
 $I_{R1} = 0.0128 \text{ mA}$ $I_{R2} = 1.28 \text{ mA}$

However, the collector voltage will be different than previously calculated, since part of the collector carrent I_1 will flow in the base lead of $Q_1(I_n)$. As a first approximation we may assume that I_2 is much smaller than I_2 that is we may assume that the current through R_1 is almost equal to I_2 . This will enable us to calculate V_{C1} :

$$V_{C1} \approx +15 - I_{C1}R_{C1}$$

= $15 - 1.28 \times 5 = +8.6 \text{ V}$

Thus O is in the active mode, as had been assumed.

As far as Q, is concerned, we note that its emitter is connected to +15 V through R. It is therefore safe to assume that the emitter base junction of Q will be forward biased. Thus the emitter of Q will be at a voltage V_{EQ} given by

$$V_{E2} = V_{C_1} + V_{EB}|_{Q_2} = 8.6 + 0.7 = +9.3 \text{ V}$$

The emitter current of Q_2 may now be calculated as

$$I_{E2} = \frac{+15 - V_{E2}}{R_{E2}} = \frac{15 - 9.3}{2} = 2.85 \,\text{mA}$$

Since the collector of Q is returned to ground via R_c , it is possible that Q is operating in the active mode. Assume this to be the case. We now find I_C as

$$I_{C2} = \alpha_2 I_{E2}$$

= 0.99 × 2.85 = 2.82 mA (assuming $\beta_2 = 100$)

The collector voltage of Q_2 will be

$$V_{C2} = I_{C2}R_{C2} = 2.82 \times 2.7 = 7.62 \text{ V}$$

which is lower than 1, by 0.98 V. Thus Q is in the active mode, as assumed

It is important at this stage to find the magnitude of the error incurred in our calculations by the assumption that I_{22} is negligible. The value of I_{22} is given by

$$I_{62} = \frac{I_{E2}}{\beta_2 + 1} = \frac{2.85}{101} = 0.028 \,\text{mA}$$

which is indeed much smaller than I = (1.28 mA). It desired, we can obtain more accurate results by iterating one more time, assuming I_{82} to be 0.028 mA. The new values will be

Current in
$$R_{C1} = I_{C1} - I_{B2} = 1.28 - 0.028 = 1.252 \text{ mA}$$

$$V_{C1} = 15 - 5 \times 1.252 = 8.74 \text{ V}$$

$$V_{E2} = 8.74 + 0.7 = 9.44 \text{ V}$$

$$I_{E2} = \frac{15 - 9.44}{2} = 2.78 \text{ mA}$$

Example 6.11 continued

$$I_{C2} = 0.99 \times 2.78 = 2.75 \text{ mA}$$

$$V_{C2} = 2.75 \times 2.7 = 7.43 \text{ V}$$

$$I_{B2} = \frac{2.78}{101} = 0.0275 \text{ mA}$$

Note that the new value of I₁ is very close to the value used in our iteration, and no further iterations are warranted. The final results are indicated in Fig. 6.29(b).

The reader justifiably might be wondering about the necessity for using an iterative scheme in solving a linear (or linearized) problem. Indeed, we can obtain the exact solution (if we can call anything we are doing with a first-order model exact) by writing appropriate equations. The reader is encouraged to find this solution and then compare the results with those obtained above. It is important to emphasize however, that in most such problems it is quite sufficient to obtain an approx mate solution, provided we can obtain it quickly and, of course, correctly.

In the above examples, we frequently used a precise value of α to calculate the collecter current. Since $\alpha = 1$, the error in such calculations will be very small if one assumes $\alpha = 1$ and $\beta = 1$. Therefore, except in calculations that depend critically on the value of α to β the caredation of base current), one usually assumes $\alpha = 1$.

EXERCISES

- 6.29 For the circuit in Fig. 6.29 find the total current drawn from the power supply. Hence find the power dissipated in the circuit.
 - Ans. 4.135 mA; 62 mW
- 6.30 The circuit in Fig. 15 81 is to be connected to the circuit in Fig. 6.29(a) as indicated, specifically the base of Q is to be connected to the collector of Q. If Q has $\beta = 100$, find the new value of I and the values of V_D and I_C .




Figure E6.30

Ans. +7.06 V; +6.36 V; 13.4 mA

(mintiple 0:43)

We desire to evaluate the voltages at all nodes and the currents through all branches in the circuit of Fig. 6.30(a). Assume $\beta = 100$.




Figure 6.30 Example 6.12: (a) circuit. (b) analysis with the steps numbered.

Solution

By examining the circuit, we conclude that the two transistors Q and Q cannot be simultaneously conducting Thus if Q is on, Q will be off, and vice versa. Assume that Q is on. It follows that curre it will flow from ground brough the 1-k Ω resistor into the emitter of Q. Thus the base of Q will be at a negative voltage, and base current will be flowing out of the base through the 10-KD resistor and into the 45-V supply. This is impossible, since if the base is negative, current in the 10-k\O resistor will have to flow into the base. Thus we conclude that our original assumption—that Q is on—is incorrect. It follows that Q will be off and Q, will be on-

The question now is whether Q_1 is active or saturated. The answer in this case is obvious. Since the base is fed with a ± 5 -V supply and since base carrent flows into the base of Q, it follows that the base of Q will be at a voltage ower than +5 V. Thus the collector base function of Q is reverse brised and Q_i is in the active mode. It remains only to determine the currents and voltages using techniques already described in detail. The results are given in Fig. 6.30(b).

- Solve the problem in Example 6.12 for the case of a voltage of 5.5.5 teeding the bases. What voltage appears at the emitters?
- Ans. -3.9 V 6.32 Solve the problem in Example 6.12 with the voltage feeding the bases changed to +10.V. Asseme that $\beta_{cont} = 30$, and find V_E , V_B , I_{CI} , and I_{CI} . Ans. +4.8 V; +5.5 V; 4.35 mA; 0

6.4 Applying the BJT in Amplifier Design

We now begin our study of the utilization of the B. I in the design of amplifiers. The has for this important application is that when operated in the active mode, the BJT functions is voltage-controlled current source, the base emitter voltage ..., controls the collector current Although the control relationship is nonlinear (exponential), we will shortly devis n et to I brobtaming almost linear amplif cation, rom this fundamentally nonlinear device

6.4.1 Obtaining a Voltage Amplifier

In the introduction to amputiers in Section 1.5, we learned that a voltage controlled current source can serve as a transconductance amplifier, that is, an amplifier whose input senal serve. voltage and whose output signal is a current. More commonly, however, one is interested in voltage amplifiers. A sumple was to convert a transconductance amplifier to a voltage ampfier is to pass the output current through a resistor, and take the voltage across the resistor as in output Doing this for a BIT results in the striple implifier circuit shown in Fig. 6.31(a) Har-, is the input vortage, R (known as a load resistance) converts the collector carrent in a voltage is R₁ and 4 is the supply vertage that powers up the amplifier and, toget with $R_{\rm co}$, establishes operation in the active mode, as will be shown shortly




Figure 6-31 (a) 5 mole Bill in pittern thing it on and output off. (b) The somage transfer characters (VTC) of the amplifier in (a). The three segments of the VTC correspond to the three modes of opening the BIL

In the amplifier circuit of Fig. 6. That the output voltage is taken between the collecand ground rather than simply across R. This is done because of the need to maintain ground reference throughout the circ at. The output voltage is given by

$$v_{CE} = V_{CC} + \iota_C R_C \tag{6.24}$$

Thus it is an inverted version (note the minus sign) of $i_i R$ that is shifted by the constant value of the supply voltage (

An introduction to amplifiers from an external terminals perspective as presented in Sections 14 and 1.5. 1.5. It would be he plus for readers utiliamiliar with basic implifier concepts to review this mater a b fore proceeding with the study of BJT amplifiers

6.4.2 The Voltage Transfer Characteristic (VTC)

A serv useful tool that yields great insignt into the operation of an amphifier circuit is its voltage transfer characteristic (VTC). This is simply a plot (i.e. a clearly labeled sketch) of the output voltage versus the mour voltage. For the BJT amplifier in Fig. 6-81(a), this is the plot of v_{CE} versus v_{RE} shown in Fig. 6.31(b).

Observe that for ϵ_{ij} lower than about 0.5 V, the transistor is cut off $\tau_i = 0$ and from Ly (6.24). - 1 As , rises, the transistor turns on ind , decreases. However, since mittally , will still be light he BIT will be operating in the active mode. This contimues as a list increased in til it reaches a value that results in a hecoming lower than " by 0.4 volt or so (pcin) Z on the VTC in Fig. 6.31b). For ", greater than hat at point Z, the transistor operates in the saturation region and decreases very slowly

The VTC in Fig. 6-31(b) indicates that the seament of greatest slope (and hence potentially the largest amplifier gain) is that labeled YZ which corresponds to operation in the active mode. An expression for the segment YZ can be obtained by substituting for it in Eq. (6.24) by its active-mode value

$$i_C = l_S e^{v_{AL} \cdot V_F} \tag{6.25}$$

where we have for simplicity neglected base-width modulation (the Larly effect). The result is

$$v_{CE} = V_{CC} \cdot R_{\xi} I_S e^{v_{B\xi}/V_{T}}$$
(6.26)

This is obviously a non-inear relationship. Nevertheless, linear (or almost-mear) amolification can be obtained by using the technique of biasing the BJT.

6.4.3 Biasing the BJT to Obtain Linear Amplification

Busing enables us to obtain almost-linear amplification from the BJT. The technique is flustrated in Fig. 6 32(a). A de voltage 1, is selected to obtain operation at a point Q on the segment NZ of the VTC. How to select an appropriate location for the birs point Q will be discussed shortly. For the time being observe that the coordinates of Q are the de-




Figure 6-32 Birst with B. Famal Fer it a point Cocoled on the act vestiode segment of the VIC

voltages V_{BE} and V_{CE} , which are related by

$$V_{CE} = V_{CC} - R_C I_S e^{i_{EF} + \tau}$$

Point Q is known as the bias point or the de operating point. Also, since at Q no stars component is present, it is also known as the quiescent point, which is the origin of h symbol Qr. Note that a transister operating at Q will have a collector current I given by

Next, the signal to be amplified v_{he} , a function of time t, is superimposed on the b., voltage $F_{\theta\mathcal{E}}$, as shown in Fig. 6.33(a). Thus the total instantaneous value of , becomes

$$v_{BE}(t) = V_{BE} + v_{be}(t)$$

The resulting to can be ontoined by substituting this expression for the true Eq. (6.28) Graphically we car use the VTC to obtain a compount by point, as illustrated in Fig. 6.33 b.




Figure 6.33 BJT amplifier biased at a point Q with a mill witige against openimposed in the delens will as a The resulting output signal of the open posed in it decole for visit to the computed of the same in the contract of the computed of the contract of the contra that do by h = lt., orela

Here we show the case when it is a sine wave of ismal implified specifically die amplitude of is small enough to restrict the excursion of the instantaneous operating point to a short amost linear segment of the VIC around the bias point Q. The shorter the segment into greater the linearity achieved, and the cheser to an ideal sine wave the signal compenent at the output will be. This is the essence of obtaining linear ampirication the nor linear BH.

6.4.4 The Small-Signal Voltage Gain

If the input signal is skept simil the corresponding social at the output is will be nearly proportional to with the constant of proportionality being the sopicion the amost linear segment of the VIC around Q. This is the voltage gain of the amplitier and it is claed in be determined by evaluating the slope of the tangent to the VTC at the bias point Q.

$$I_{\nu} = \frac{d_{\nu L}}{dv_{BL}}\Big|_{v_{BL} = V_{BL}} \tag{6.29}$$

Unlizing Eq. (6.26) together with Eq. (6.28), we obtain

$$A_{v} = -\left(\frac{l_{c}}{v_{T}}\right)R_{c} \tag{6.30}$$

We make the following observations on this expression for the voltage gain:

- 1. The gam is negative which signifies that the amplifier is inverting that is there is a 18.1 phase shift between the input and he output. This inversion is obvious in Fig. 6.33(b) and should have been anticipated from Eq. (6.26).
- 2. The two is proportional to the collector bias current k and to the wald resistance $R_{\rm c}$.

additional insight onto the voltage gain. I can be obtained by expressing up to 3 has

$$A_{v} = -\frac{I_{v}R_{v}}{V_{r}} = -\frac{V_{Rv}}{V_{r}} \tag{6.31}$$

where V_{Rc} is the dc voltage drop across R_c .

$$V_{RC} = V_{CC} - V_{CE} \tag{6.32}$$

The simple expression in Eq. (6.81) and cates that the voltage variot the amplation is the tatio of the descritage. Brop icross *k* to the thermal voltage *f* (2.28 mV) at from temperature. It follows that to maximize the voltage zarove should use a large a voltage dray across *R* as possible. For a given vitige of *k* = Eq. (6.2) indicates that to increase *k* = we have to operate at a lower *k*. However reference to Erg to 30th shows that a lower *k* = means a maximum () close to the end of the active region segment, which in phi not leave sufficient footh for the negative output some assume without me amplifier entering the saturation region. If this happens, the negative peaks of the waveform of = will be flattened hid red it is the need to allow sufficient rootal or output signed swing that fater in relative the field the side effective placement of the bias peint Q on the active regal segment [VZ] of the mission only Eq. (in the Q too high on this segment to only results in teddeed can the exists of its lower, but could possibly must the available range of positive stinal swite. At the positive of the containing impased by the BTL catting off in which event the positive output persons would be clipped off at a civel equal of 1. This by it is use also note that the theoretical

maximum gain 4 is obtained by brasing the BJT at the edge of saturation, which of comsewou do not leave any room for negative signal swins. The resulting gain is given by

$$A_{o} = -\frac{V_{CC} - V_{CESal}}{V_{T}}$$
 (C.3)

Thus,

$$|A_{vmax}| = \frac{I_{cc}}{V_T} \tag{6.4}$$

A though the gain can be increased by using a larger supply coltage, other considerations come rate play when the is ceterrining an appropriate value for $I = \ln t$ act, the field his been toward using lower and lower supply voltages, currently approaching I = V or so M such low supply voltages, large gain values can be obtained by replacing the resistance with a constant-current source, as will be seen in Chapter 7.

Example 6.13

Consider in amplifier circust using a B1* having I=10 . A is collector resistance $R=6.8 \text{ k}\Omega$ and power supply $V_{CC}=10 \text{ V}$.

to. Determine the value of the bias voltage V, required to operate the transistor at V = 3.2 V. What is the corresponding value of I.2.

(b) Find the voltage gain if a this bas point. If an input sine wave signal of 5 mV peak amplitude superin posed on I₁₀₀, this the amplitude of the output sine wave signal cassume. I near operation is

(c) find the positive incerient in v -tabove V -tillat drives the transistor to the edge of situration where $v_{C\ell} = 0.3 \text{ V}$.

(d) find the negative increment in , that drives the transistor to within 1 of cutoff the " $v_{cc}=0.99V_{cc}$).

Solution

(a)
$$I_C = \frac{V_{CC} - V_{CL}}{R_C} = \frac{10 - 32}{68} = 1 \text{ mA}$$

The value of $V_{s\varepsilon}$ can be determined from

$$1 \times 10^{-3} = 10^{-15} e^{1_{BE}/V_{7}}$$

which results in

$$V_{BE} = 690.8 \text{ mV}$$

$$A_{c} = -\frac{1}{V_{T}}$$

$$= -\frac{10 - 3.2}{0.025} = -272 \text{ V/V}$$

$$\hat{V}_{cs} = 272 \times 0.005 = 1.36 \text{ V}$$

(c) for
$$v_{CE} = 0.3 \text{ V}$$
,

$$i_c = \frac{10 - 0.3}{6.8} = 1.617 \text{ mA}$$

To increase i, from 1 mA to 1.617 mA, v_{RE} must be increased by

$$\Delta v_{BE} = V_T \ln \left(\frac{1.617}{1} \right)$$
$$= 12 \text{ mV}$$

(d) For
$$v_{CC} = 0.99 V_{CC} = 9.9 \text{ V}$$
,

$$i_C = \frac{10 - 9.9}{6.8} = 0.0147 \,\mathrm{mA}$$

To decrease ic from 1 mA to 0.0147 mA, var must change by

$$\Delta v_{BE} = V_T \ln \left(\frac{0.0147}{1} \right)$$
$$= -105.5 \text{ mV}$$

6.33. For the situation described in Example 6.13, while keeping Lurchanged at 1 m V find the value of R that will result in a voltage gain of -32.0 V/V. What is the largest in value signal swing, he wed at the output (assame that its not to decrease below 13 V)? What (approximately) is the corre sponding input signal amplitude? (Assume linear operation.)

Ans. 8 kΩ, 17 V; 5.3 mV

6.4.5 Determining the VTC by Graphical Analysis

Figure 6.34 shows a graphical method for deterringing the VIC of the unplifter of Figure 331.1 Although graphical analysis of transistor circuits is rately employed in practice at is isclul for us at this stage in gamine greater insight into circuit operation, especially in answering the question of where to locate the bias point Q




Figure 6.34 triaphica construction betermining the VTE of the amplified circuit of Fig. 6.3.

The graphical analysis is based on the observation that for each value of , the circuit will be operating at the point of intersection of the corresponding it is graph and the strughtline representing Eq. (6.24), which can be rewritten in the form

$$r = \frac{7}{R_c} = \frac{1}{R_c} = 0.00$$

The straight line representing this relationship is super imposed on the resolutions, characters. ties in Fig. 6.34. It intersects the horizontal axis at (), = 3. and has a slope of 3.8. Since this straight line represents in effect the lead resistance R_i at is called the load line The VIC is then determined no nt by point. Note that we have labeled three important points point Yea which it, = 0 x V, point Q a which the B. I can be biased for amp is operation to the land of the and point Za which the B. I leaves the active mole and enters the saturation region. If the BH is to be used as a switch, then operatine points I and Z are appaicable. At Y the translator is off copen switch it and a Z the translator operate as a low valued resistance $R_{\rm col}$, and has a small voltage drop (closed switch). It should x noted, nowever, that because of the long delay time needed to turn off a saturated BIT mosem digital integrated circuits no longer utilize the saturated mode of operation. Nonsaturated BJT digital circuits will be studied in Chapter 14.

6.4.6 Locating the Bias Point Q

The bris point Q is determined by the value of T and that of the load resistance R Two important considerations in deciding on the location of Q are the gain and the allowable size swing at the output. To illustrate, consider the VIC shows in Fig. 6 33(b). Here the value of k is fixed, and the only variable remaining is the value of V_{ij} . Since the slope increases as we may closer to point Z we obtain higher gain by locating Q as close to Z as possible. However in closer Q is to the boundary point Z, the smaller the allowable magnitude of negative side. swing. Thus as asual in engineering design, we encounter a situation regularize a trade off

In deciding on a value for R at is a seful to refer to the r , plane hazare 6.35 shows two load lates resulting in two extreme pris points. Point Q , is too close to fill, resulting






Figure 6.35. Effect of bias point location on an withousing a swing. Lead fire Arcsurs in his point () with a corresponding 1. That is too close to 1. and they limits the positive swing. . At the other extreme load line B results in an operating point. Quitoc close to the saturation region, thus linat no the regi ative swing of v. ..

maximum results in the positive peaks of the signal being clipped off, since the BIT will turn of for the part of each eye e near the positive peak. We speak of this situation is the circuit not having sufficient "Feadroom." Similarly, point Q., is too close to the boundary of the saturation region, thus severely limiting the allowable negative signal swing of Exceeding this limit would result in the transistor entering the saturation region for part of each cycle near the negative peaks, resulting it a distorted output signal. We speak of this situation as the circuit not having sufficient "legroom." We will have more to say on has design in Section 6.7.

Small-Signal Operation and Models

Having learned the basis for the operation of the BIT as an implifier, we now take a close look at the small signal operation of the transistor. Toward that end, consider once mere the conceptual amphitier circuit shown in Fig. 6.36(a). Here the base, emitter, unction is forward based by a de voltage I i (battery). The reverse bias of the collector, base 1 inction is established by connecting the collector to another power supply of voltage 1 - through a resistor R. The input signal to be amplified is represented by the voltage source. That is super in posed on V_{nr} .

We consider first the de bias conditions by setting the signal — to zero. The circuit reduces to that in Fig. (36(b), and we can write the following relationships for the docurrents and voltages:

$$I_C = I_\delta e^{V_{BE}/V_T} \tag{6.36}$$

$$I_{\varepsilon} = I_{C}/\alpha \tag{6.37}$$




Figure 6.36 (a) Conceptual circuit to a lustrate the operation of the transistor as an amplifier (b) The ir cuit of (a) with the signal source v_{ij} eliminated for dc (bias) analysis.

$$I_{B} = I_{C}/\beta$$

$$V_{CE} = V_{CC} - I_C R_C \tag{6.4}$$

Obviously, for active-mode operation, V should be greater than $(V_i = 0.4)$ by an amount that allows for the required signal swing at the collector.

6.5.1 The Collector Current and the Transconductance

If a signal $_{\rm A}$ is applied as shown in Fig. 6.36ra, the total instantaneous base emitter solt age $v_{\rm BF}$ becomes

$$v_{BE} = V_{BE} + v_{br}$$

Correspondingly, the collector current becomes

$$i_C = I_S e^{v_{BE}/V_T} = I_S e^{(V_{BE} + v_{br})/V_T}$$
$$= I_S e^{V_{BE}/V_T} e^{v_{br}/V_T}$$

Use of Eq. (6.36) yields

$$I_{c} = I e^{U_{he}/V} \tag{6.40}$$

Now, if $v_{be} \le V_p$, we may approximate Eq. (6.40) as

$$I_C \simeq I_C \left(1 + \frac{v_{bc}}{I'} \right) \tag{6.4}$$

Here we have expanded the exponential in Eq. (6.40) in a series and retained orly the to two terms. This approximation, which is valid only for a less than approximately 1 mV referred to as the **small-signal approximation**. Under this approximation, the total collector current is given by Eq. (6.41) and can be rewritten.

$$i_C = I_C + \frac{I_C}{V_T} v_{bc} \tag{6.42}$$

Thus the collector current is composed of the dc bias value I_i and a signal component I_i ,

$$i_c = \frac{I_C}{V_T} v_{be} \tag{6.43}$$

This equation relates the signal current in the collector to the corresponding base emitter signal voltage. It can be rewritten as

$$i_c = g_m v_{be} \tag{6.44}$$

where ge is called the transconductance, and from Eq. (6.43), it is given by

$$g_m = \frac{I_C}{V_I} \tag{6.45}$$

We observe that the transconductance of the BJT is directly proportional to the collector bias current I. Thus to obtain a constant predictable value for g_{μ} , we need a constant predictable I. Finally, we note that BJTs have relatively high transconductance (as compared to MOS ELTs, which we studied in Chapter 5), for instance at I = 1 mA, $g_{\mu} = 40$ mA. V

A graphical interpretation for g_n is given in Fig. 6-37, where it is shown that g_n is equal to the slope of the $i = c_n$ characteristic curve at $i_n = l_n$ (i.e., at the bias joint Q.) Thus,

$$g_{\pi} = \frac{\partial s_{\pi}}{\partial s_{\pi}}$$
 (6.46)




Figure 6.37 their operation of the transistor under the small-signal condition. A small signal with a transitian waveform is superimposed or the devoltage. It gives rise to a collector signal current a disperimental waveform is aperimposed on the decirrent. Here is given where go is the slope of the curve at the bias point Q.

The small-signal approximation implies keeping the signal amplitude sufficiently small that operation is restricted to an almost-linear segment of the $\iota_C - v_{BE}$ exponential curve. Increasing the signal amplitude will result in the collector current having components nonlinearly related to v_{bc} . This, of course, is the same approximation that we discussed in the context of the amplifier transfer curve in Section 6.4.

EXERGISES

- **6.34** Use Eq. (6.46) to derive the expression for g_m in Eq. (6.45)
- **6.35** Calculate the value of g_m for a BJT biased at $I_C = 0.5$ mA. Ans. 20 mA V

6.5.2 The Base Current and the Input Resistance at the Base

In determine the esistance seen by the we first a muste the total base current to assume Eq. (6.42), as follows:

$$\iota_B = \frac{i_C}{\beta} = \frac{I_C}{\beta} + \frac{1}{\beta} \frac{I_c}{V_T} \iota_{bc}$$

Thus,

$$I_B = I_B + I_b ag{6.47}$$

where I_B is equal to I_C/β and the signal component i_k is given by

$$i_b = \frac{1}{\beta} \frac{I_C}{V_r} v_{bc} \tag{6.48}$$

Substituting for I_C/V_T by g_* gives

$$t_b = \frac{g_m}{\beta} v_{bc} \tag{6.49}$$

The small-signal input resistance between base and emitter, looking into the base is denoted by r_n and is defined as

$$\mathbf{r}_{\pi} \equiv \frac{v_{h_{\mathcal{C}}}}{i} \tag{6.50}$$

Using Eq. (6.49) gives

$$r_{\pi} = \frac{\beta}{g_m} \tag{6.51}$$

Thus r_i is directly dependent on β and is inversely proportional to the bias current l. Substitution r_i for z_i in Eq. (6.51) from Eq. (6.45) and replacing l. β by L gives an alternative expression for r_m .

$$r_{+} = \frac{V_{T}}{I_{B}} \tag{6.52}$$

6.36 A B. I. in p. fict is biased to operate at a constant collector current I = 0.5 in Λ rrespective of the value β. If the transistor man, facturer specifies β to ringe from 50 to 200, give the expected range of g_m, I_B, and r_m.

Ans. g_m is constant at 20 mA/V; $I_B = 10 \mu A$ to 2.5 μA ; $r_s = 2.5 k\Omega$ to $10 k\Omega$

6.5.3 The Emitter Current and the Input Resistance at the Emitter

The total emitter current is can be determined from

$$t_i = \frac{t_C}{\alpha} = \frac{I_C}{\alpha} + \frac{i_c}{\alpha}$$

Thus,

$$i_E = I_E + i_e \tag{6.53}$$

where I_i is equal to I_c/α and the signal current I_c is given by

$$i = \frac{i_c}{\epsilon x} = \frac{I_c}{\epsilon x V_T} v_{b\sigma} = \frac{I_c}{V_T} v_{b\sigma} \tag{6.54}$$

I we denote the small signal resistance between base and emitter looking into the mutici by r_s it can be defined as

$$r_* \equiv \frac{v_{bc}}{l_c} \tag{6.55}$$

Using Eq. (6.54) we find that r_s , called the emitter resistance, is given by

$$r_{s} = \frac{V_{T}}{\tau_{s}} \tag{6.56}$$

Comparison with Eq. (6.45) reveals that

$$\alpha_{g_{1}} \simeq \frac{1}{g_{2}} \tag{6.57}$$

The relationship between t_i and t_i can be found by combining their respective lefth to rec. Eqs. (6.50) and (6.55) as

Thus,

െ

$$r_x = (t_c / t_b) r_c$$

which yields

$$r_{\rm g} = (\beta + 1)r_{\rm c} \tag{6.5}$$

Figure 6.38 illustrates the definition of r_n and r_c .



Figure 6.38 Illustrating the definition of r_e and r_e

6.37 ABII having it 100 is brised at a decollector circulat in A. Fird the value of given and a the bias point.

Ans. 40 mA/V; 25Ω , $2.5 \text{ k}\Omega$

6.5.4 Voltage Gain

We have established above that the transistor senses the base-emitter signal—and care proportional current g—to flow in the collector lead at a high cideally infinite—in), to level. In this way the transistor is acting as a voltage controlled current source. Local output voltage signal, we may force this current to flow through a resistor, as is done to 6.36(a). Then the total collector voltage—will be

$$v_{CE} = V_{CC} - i_C R_C$$

$$= V_{CC} - (I_C + i_C) R_C$$

$$= (V_{CC} - I_C R_C) - i_C R_C$$

$$= V_{CE} - i_C R_C$$
(6.59)

Here the quantity I is the de bias voltage at the collector, and the signal voltage is given by

$$v_{ce} = -i_c R_C = -g_m v_{be} R_C$$

$$= (-g_{ce} R_C) - \epsilon_c R_C$$
(6.60)

Thus the voltage gain of this amplifier A is

$$A_v = \frac{v_{ce}}{v_{he}} = -g_m R_C \tag{6.61}$$

Here again we note that because go is directly proportional to the collector bias current, megain will be as stable as the collector bias current is made. Substituting for g. from Eq. (6.45) enables us to express the gain in the form

$$A_{\circ} = -\frac{I_{c}R_{c}}{V_{T}} \tag{6.62}$$

which is identical to the expression we derived in Section 6.4 (Eq. 6.31).

6.38 In the circuit of Fig. 6.36(a), I is adjusted to yield a discollector current of 1 mA. Let F = 5.5. $R=10~{\rm k}\Omega_c$ and $B=100~{\rm Emd}$ the voltage gam γ_c , γ_c It $z=0.005~{\rm sin}\,\omega c$ volt, find γ_c and r(t)Ans. 400 V/V; 5 $2 \sin \omega t \text{ volts}$; $10 + 2 \sin \omega t \mu A$

6 5.5 Separating the Signal and the DC Quantities

Ite malvsis above indicates that every current and voltage in the amplifier circuit of La 6.36 a) is composed at two components, a de componen, and a signal component. For instance I = I + I, I = I + I, and so on. The de-components are determined from the describing in Fig. 6.36(b) and from the relationships imposed by the transistor (Figs. 6.36) through 6.38). On the other hand, a representation of the signal operation of the BJT can be obtained by eliminating the de sources, as shown in Fig. 6.39. Observe that since the volt seed in ideal desupply does not change, the signal voltage across it will be zero, bor this reason we have replaced I and I, with short circuits. Had the circuit contained ideal de-




Figure 6.39 The amplifier circuit of Fig. 6.36(a) with the de sources (V_{ms} and V_{cc}) eliminated (short-circuited). Thus only the signal components are present. Note that this is a representation of the signal operation of the BJT and not an actual amplifier circuit.

current society these words have been replaced by open circuits. Note however to a created by 6.80 metal consolir as it shows the various state carrents na Les it sort an actual might accuracy, since the compass incitis not flown

Figure 39 are shows the expressions for the a rent increments and one when a small some as applied. These sention ships can be remisented by a circuit Sact of cut should have three terrorian. C.B. a. et a. and should yield the same terrorial correction e fled in Fig. 6.39. The restring often is the redead of he in them store is few as since a gerthere is not real and thus it can be considered in equipment small signal encounting

6.5.6 The Hybrid- π Model

And in Adent circuit model for the BH is shown in Fig. 6 40cm. This model representances as a voltere controller of correct some and explicitly includes the import existance looking the base, . The modern by any views of and a sold of the other in how the fact that the model as youlds the correct expression for . This can be shown as jo-At the emitter node we have

$$-\frac{1}{r_{\pi}} + g_{m}v_{be} = \frac{c_{be}}{r_{\pi}} (1 + g_{m}r_{\pi})$$

$$= \frac{c_{be}}{c_{\pi}} (1 + \beta) = \frac{\sqrt{r_{\pi}}}{1 + \beta}$$

$$= v_{be}/r$$

A slightly of florent equivalent circuit in idea can be obtained by expressing the circ of the controlled source $(g_m v_{be})$ in terms of the base current i_h as follows

$$g_{m} v_{bc} = g_{m} (v_{b} r_{\pi})$$
$$= (g_{m} r_{\pi}) v_{b} = \beta l_{b}$$

This results in the are trained equitation, each mode, shown in the 6 46 b. Here the sistor is represented as a current controlled our cut warse, with the could of current be a




Figure 6.40 Two slightly different versions of the hybrid- π model for the small-signal operation of the BJT. The equivalent circuit in (a) reprint his Bill. Shape configuration current accuracy ductance amplifier), and that in (b) represents the BIT as a current-controlled current source (a current

Lie two modes of Fig. 5.40 are simplified versions of what is known as the hybridmodel This is the most widely used model for the BIT

It is in pertent to note that the small signal equivilent circuits of Fig. 6.40 model the by taron of the B11 at a given has point. This should be obvious from the fact that ne read liparameters go and redepend or the value of the de bias entien. Loas indicated in Fig. 6.40. It is interesting and esetul to note that the models of Fig. 6.40 (a) and (b) are the or all signal versions of the models of his 6 Sich and (d), respectively. Specifically, observe that r, is the incremental resistance of D,

6.39 For the model in Fig. 6.40(b) show that $i_c = g_m v_{bc}$ and $i_e = v_{bc}/r_{cc}$

6.5.7 The T Model

A tough the hybrid π model (in one of its two variants shown in Fig. 6.40) can be used to carry our small signal analysis of any transistor circuit, there are situations in which are alternative model shown in Eg. 6.41, is riuch more consenient. This model called the I model is shown in two versions in lightful like model of Fig. 6.11 at represents the BH as a soft, 2c controlled current source with the control voltage Feing Here, Lowever, the resistance between base and e-note, looking and the emitter, is explicitly shown. From Fig. 6.4 to we see cicarly that the mode yields the correct expressions for it and it. For it we note that at the base node we have




Figure 6.41 Lie v. left data not core involvent is known a the Limited the BIT. The circular (a) and the introduction in the arrangement at the model that it is a secure in the description of the source of the secure of t the Theoremials will be show the course resistance it after the base resistance it featured in the hybrid-a model

$$=\frac{v_{re}}{(\beta+1)r_e}=\frac{v_{he}}{r_R}$$

as should be the case.

If in the redel of right and least rest the control of the emitter current as

$$g_m v_{he} = g_m (i_e r_e)$$

$$(g_m r_e) i_e = \alpha i_e$$

current-controlled current source but with the control signal being r

Signal versions of the models in Fig. 5 call and the respect to a Spectrum and the respect to the models in Fig. 5 call and the respect to a Spectrum and the respective of D_{μ} .

6.5.8 Small-Signa, Models of the pnp Transistor

A though the small signal took is in Figs. (A) and (A) were fixed a growth of the symptoms signal they apply the second of the symptoms of the second of the

6 5 9 Application of the Small Signal Equivalent Circuits

The exchability of the small signal BIT circuit modes makes the attests of these amplified circuits a systematic process. The process consists of the fill law is steps.

- 1. Eliminate the signal object and determine the despending period in a BJF in the ticular the de collector current L.
- 2 Calculate the values at the new graftered hards and $r_c = V_T/I_F = \alpha/g_m$.
- Eliminate the de sources by replacing each de voltage source with a short circuit and each de current source with an open circuit.
- 4. Replace the BJT with one of its small-sizual consecution of an armodis. A fine one of the models can be used one may at persons only on a than his true. It is unaccreated by many at a first part of to road a coefficient of a coefficient.
- 5. Analyze the residue general to determine the required quantities as a conversion resistance. The process with neithborhood by the following sample.

Liample 6.14

We wish to move the transis or an iphther, hown in Fig. 6.42 a) to determine its voltage gain v_o/v_p . Assume $\beta = 100$.




Figure 6.42 (x) per la (1) in vale enclit (h) enclit for diabalesis (et in pit er ei in will de sources procedure terre er seal) replace edent with tens shareprocessing is lighted Torre sate ill mades

Solution

We shall follow the five-step process outlined above:

1. The first step in the analysis consists of determining the galescent operating point of or this pupose we assume that (ii) that (iii) and thus obtain the decircuit show it in Fig. 6-42-6). The decbase on rent will be

Example 6.14 continued

The de collector current will be

$$I_c = \beta I_B = 100 \times 0.023 = 2.3 \text{ mA}$$

The dc voltage at the collector will be

$$V_C = V_{CC} - I_c R_C$$

= +10 - 23 × 3 = +31 V

2. Has inglifetermined the operating form, we can now proceed to determine the storm is at a long parameters.

$$r_e = \frac{V_T}{I_E} = \frac{25 \text{ mV}}{(2.3/0.99) \text{ mA}} = 10.8 \Omega$$

$$g_m = \frac{I_C}{V_T} = \frac{2.3 \text{ mA}}{25 \text{ mV}} = 92 \text{ mA/V}$$

$$\frac{\beta}{2} = \frac{100}{22} = 92 \text{ mA/V}$$

- 3. Replaine and 1 with short circuits result in the circuit in Fig. 6.42 c.
- 4 To carry out the small size and is so this equally convenient to employ either of the two hybridae equivalent coloring the first results in the implicar equivalent circuit given in Fig. 6.42(d).
- 5. Analysis of the equivalent care nt in Fig. 6.42(d) proceeds as follows:

$$\frac{1}{1 + f(1)}$$

The cutput voltage is given by

This the value somewinds

Example 6.15

To gair in ore insight into the operation of transistor amplifiers, we wish to consider the waveforms at virious points in the circuit analyzed in the previous example—or this purpose assume that—bits a trime of it waveform. East determine the maximum ampattide that—is a loved to have. Then, with the amplitude of set to this value, give the waveforms of the total quantities ((i = 0), (i) = inc = (i).

Solution

One constraint on signal amplitude is the small signal approximation, which stipulates that is should not exceed about 10 mV. If we take the triangular waveform $\frac{1}{2}$ one 20 mV peak-to peak and work backward, Eq. (6.63) can be used to determine the maximum possible peak of v_{ij} .

$$\frac{0.011}{0.011} - \frac{0}{0.011} = 0.91 \text{ V}$$

To cheek whether the transistor remains in the active mode with thaving a peak value of 1 V we have to exposite the collector voltage. The veltage at the collector will consist of a training answer is superimposed on the develop 1 of 1 V. The peak voltage of the trial gular wavelops will be

$$\hat{v}_{0} = \hat{v}_{i} \times \text{gain} = 0.91 \times 3.04 = 2.77 \text{ V}$$

If blows the when the ortpid sames negative the collectors of age reaches a maximum of 3 - 5 m = 33 V, which is ower then he base voltage by less than 0.4 V. Thes the transistor will remain in the icave name viath on a peak value of 0.9. V. Nevertheles to be on the sate side we will use a some viatacle serivalue for solvapproximately (S.V. as shown in Fig. 6.43 a), and complete the analysis of this problem in azing the equivalence to infinitely 6.42 (c). The signal current in the base will be final gular, with a peak value l_b of

$$\tilde{i}_k = \frac{v_i}{R_{i+1}} = \frac{0.8}{100 + 1.00} = 0.008 \text{ mA}$$

This in realist wave current will be superimposed on the quescent base current U_i as shown in Fig. 6.3(3). The base on itt is contage will consist of a triangular wave component superimposed on the de V_{iij} that is approximately 0.7 V. The peak value of the triangular waveform will be

$$\hat{\tau}_{b\sigma} = \hat{v}_1 \frac{r_{\pi}}{r_{\pi} + R_{HR}} = 0.8 \frac{1.09}{100 + 1.09} = 8.6 \text{ mV}$$

The total v_B is sketched in Fig. 6.43(c).

The signal current in the offector will be triangular in waveform, with a peak value ? given by

$$\hat{i}_c - \beta \hat{i}_b - 100 \times 0.008 = 0.8 \text{ mA}$$

This current will be super imposed on the quiescent collector current $I \in 2.3$ in Vicas shown in Fig. 6.43(d),


the signal voltage at the objector, in be obtained by multiplying by the voltage gain, that is,


$$\hat{v}_{a} = 3.04 \times 0.8 = 2.43 \text{ V}$$


Update 6.4 ster shows a sketch of the total collector vertage. Versus time. Note the phase reversal between the input signal v_i and the output signal v_o .


Fin Hy we observe the reach of the for Equantities is the sum of a dequantity (found flor) the devia cust in Fig. 6.42b), and a signal quantity (found from the circuit in Fig. 6.42d).

Example 6.15 continued












Figure 6.43 Signal waveforms in the circuit of Fig. 6.42.

Example 6 1

We need to analyze the circuit of Fig. 6.44(a) to determine the voltage gain and the signal waveforms at virious points. The capacitor Contra a coupling capacitor whose purpose is to couple the signal into the emitter while blocking de. In this way the de bias established by 1 and 1 together with R_i and R_i will not be disturbed when the signa it is connected. For the purpose of this example, C. will be assumed to be very large so as 1) act as a perfect short circuit at signal frequencies of interest. Similarly, another very large capacitor () is used to couple the cutput signal to other parts of the system




Figure 6.44 (a) circuit (b) do males se (c) circuit with the desertions of municide (d) such significant masses using the T model for the BJT

Example 6-16 continued

Solution

Here again we shall follow the five-step process outlined at the beginning of Section 6.5.9:

1. Figure 6.44(b) shows the circuit with the signal source and the coupling capacitors eliminated. The do operating point can be determined as follows:

$$i_r + \frac{+10 - V_E}{R_E} = \frac{+10 - 0.7}{10} = 0.93 \text{ mA}$$

Assuming $\beta = 100$, then $\alpha = 0.99$, and

$$I_C = 0.99 I_E = 0.92 \text{ mA}$$

$$V_C = +10 + I_C R_C$$

$$= -10 + 0.92 \times 5 = -5.4 \text{ V}$$

Thus the transistor is in the active mode

2 We now determine the small-signal parameters as follows:

$$g_r = \frac{i}{U_r} = \frac{0.92}{0.025} = 56.8 \text{ m/s}^{-1} \text{ M}$$

$$r_r = \frac{1}{I_r} = \frac{0.025}{0.92} = 2.2 \Omega$$

$$\beta = 100 \qquad \alpha = 0.99$$

$$r_{\pi} = \frac{\beta}{g_{\pi}} = \frac{100}{36.8} = 2.72 \text{ k}\Omega$$

- 3. To prepare the circuit for small signal araivsis, we replace the do sources with short circuits. The resulting circuit is shown in Fig. 6.44 c). Observe that we have also eliminated the two coupling capacitors, since they are assumed to be acting as perfect short circuits.
- 4 We are now ready to replace the BJT with one of the four equivalent circuit models of 1 gs 6.40 and 6.41. Although any of the four will work the T models of Fig. 6.41 will be more convenient because the base is grounded. Selecting the version in Fig. 6.41 by results in the amplifier equivalent circuit shown in Fig. 6.44(d).
- 5 Analysis of the circuit in Fig. 6.44(d) to determine the output voltage—and hence the voltage gain 1. Is straightforward and is given in the figure. The result is

Note that the voltage gain is positive indicating that the output is in phase with the input signal. This property is due to the fact that the input's gral is applied to the emitter rather than to be base as was done in Example 6.14. We should emphasize that the positive gain has nothing to do with the fact that the transistor used in this example is of the far type.

Returning to the question of allowable signal magnitude, we observe from Fig. 6.44(d) that . . Thus, if small-signal operation is desired (for linearly), then the peak of γ should be limited to approximately 10 mV. With γ , set to this value as shown for a sine-wave input in Fig. 6.45, the peak amplitude as the collector, γ , will be




Figure 6.45 Input and output waveforms for the circuit of Fig. 6.44. Observe that this amplifier is nonincerting, a property of the grounded base configuration.

To increase the voltage guin of the amplifier analyzed in Example 6.16, the collector resistance $R_{\rm c}$ is a creased to $^{2.5}$ ks2. Find the new values of $I_{\rm c}$, $I_{\rm c}$, and the peak amplitude of the output sine wave corresponding to an input sine wave v_i of 10-mV peak.

Ans. -3.1 V; 275 V/V; 2.75 V

6.5 10 Performing Small-Signal Analysis Directly on the Circuit Diagram

In most cases one should explicitly replace each BIT with its small-signal model and ana-We the resulting circuit, as we have done in the examples above. This systematic procedure is particularly recommended for beginning students. Experienced circuit designers, how ever often perform a first-order analysis directly on the circuit. Figure 6.46 illustrates this process for the two circuits we analyzed in Lyamples 6-14 and 6-16. The reader is irged to follow this direct analysis procedure (the steps are numbered). Observe that the equivalent circuit model is implicitly utilized, we are only saving the step of drawing the circuit with the BH tip aced by its model. Direct and vsis, however, has an additional very important benefit. It





Figure 6.46 Per on a grant mass is breef the circuit diagram with the BH small stream implicitly conseved that it can be care to recomple to a (b) Circuit or Evample 6.56

provides insight regarding the signal transmission through the circuit. Such insight car prove invaluable in design, particularly at the stage of selecting a circuit configurable appropriate for a given application.

6.5 11 Augmenting the Small-Signal Models to Account for the Early Effect

The Farly effect, discussed in Section 6.2 causes the collector current to depend not only " , but also on ... The dependence on ... can be modeled by assigning a finite output restance to the controlled current source in the hybrid π model, as shown in Fig. 6.4. The oupresistance it was defined in Eq. (6.19) its value is given by it = 1 , 1' where I is the End voltage and I, is the de bias current without taking the Early effect in o account. We will not mally drop the prime and just use r = 1, T. Note that in the models of Fig. 6.4" we have renamed as a morder to conform with the literature




Figure 6.47. The hybrid it small signal model in its two versions with the resistance in acid di

The gression arises as to the effect of r on the operation of the transistor as an amplifier. In applifier circuits in which the emitter is grounded (as in the circuit of Fig. 6.42) r simply appears in parallel with R. Thus, if we include r in the equivalent circuit of Fig. 6.42(d) for example, the output voltage v_0 becomes

$$v_o = -g_m v_{or} (R_C \parallel r_o)$$

Inus the zam will be somewhat induced. One of sly if $r = R_s$, the reduction in gain will be neal cible, and one can ignore the effect of r. In general, in such a configuration r, can be neglected if it is greater than $10R_s$.

When the emitter of the transistor is not grounded, including r in the model can con-place the aralysis. We will make comments regarding r and its inclusion or exclusion on frequent occurs ons throughout the book. We should also note that in integrated circuit BH any stress, r plays a dominant role and can not be neglected, as will be seen in Chapter 7. Of course if one is performing an accurate analysis of an almost final design using computer aided analysis, then r can be easily included.

finally, it should be noted that either of the 1 models in fig. 6.41 c in be augmented to account for the Early effect by including r_0 between collector and emitter.

- 6.41 The transistor in Fig. Eo.41 is brased with a constant current source I = I m V and has $\beta = 100$ and $V_a = 100$ V.
 - (a) Find the de voltages at the base, emitter, and collector.
 - (b) Find g, r, and r
 - to Here is mall Z is connected to ground. Y to a signal source—with a source resistance $R=2\,\mathrm{k}\Omega$, and Y to an S-k Ω had resistance, use the hybrid τ model of Fig. 6.4 (a) to draw the small-signal equivalent circuit of the amplifier. (Note that the current source I should be replaced with an open strengt.) Calculate the overally voltage gain τ if τ is reglected, what is the error in estimating the grant magnitude (τ Volta. An infinite capacitance is used to indicate that the capacitance is sail the circuit it acts as a short or cut at all signal frequencies of interest. However, the capacitor still blocks de.)



Figure E6 41

Ans (a) 1 TV, -0.8 V, +2 V; (b) 40 mA/V, 2.5 k Ω . 100 k Ω ; (c) -77 V/V, +3.9%


6 5 12 Summary

The analysis and design of B. I. in protections, its is over the littled of the relationships between the various small signal mode parameters are at your forgert politic reasonate ence these are summarized in Table 6.4. Over time, however, we expect the reader to be all lette recall these from memory. Finally, note that the material in Table 6.4 applies equals well to both the syntact different times steek with 6 years are appointed.

6.6 Basic BJT Amplifier Configurations

It is useful at this point to lake speck of of creative me and where we are going not study of BTI amplifiers. In Sect of 6.4 will ximited the assence of the use of the B as an amplifier. There we to not first a roost incidence of amplification of the belonging the B. I at an appropriate point in its active region of operation and by keep 12 the signs. For the small There it Section 6.5 we took a crosser look at the smaller in operation of the BTI and developed circuit models to represent the trins stations take in thing the determination of an parameters such as voltage general input and output resistances.

We are now ready to cors der the various possible configurations of BIT amplifies and we will do that in the present section. To focus our attention on the sahent leades of the various configurations, we shall present them in their most simple or "strepped down" version. This we will not show the de brasting arrangements, leaving the strong that design to the next section. Finally, in Section 6.8 we will bring everyth a tegether and present practical circuit, for discrete-circuit BIT amplifiers, namely make amplifier circuit, that can be constructed using discrete components. The study of integrated circuit in pliffers begins in Chapter.



6.6.1 The Three Basic Configurations

There are three basic configurations for connecting the BIT is an ampatier. Each of these in figurations is obtained by connecting one of the three BIT terminals to eround thin orea is two-port network with the arc inded terminal being in minimal to the input and output ports Equipments shows the residency three configurations with the biasing are 1) germents omittee

In the circuit of 1,2,6.4 Star the emitter terminal is connected to ground, the impartion of signal is appried netween the base and ground and the output voltage remains stake between the collector and ground, icross the resistance of This configuration, therefore can led the grounded-emitter or common-emitter (CF) comparison. It is not far the most puplar BH any later configuration and is the one we have utilized in Sections 6.4 and 6.5 to study BH amplifier operation.




Figure 6.48. Le precious configurateur it 311 amplifer. The bissue in a consents are not steat

The common-base (CB) or prounded base amplifier is shown in Fig. 6.48(b). It is obtained by connecting the base to ground, applying the input. between the confidence and ground and taking the output. across the resistance $R_{\rm c}$ connected between the collector and ground. We have encountered a CB amplifier in Example 6.14.

Finally, Fig. 6.48 c) shows the **common-collector (CC)** or grounded-collector amplifier. It is obtained by connecting the collector terminal to ground, applying the input voltage signal—between base and ground, and taking the output voltage signal—between the emitter and ground, across a load resistance R. For reasons that will become apparent short y, this configuration is more commonly called the **emitter follower**.

Our study of the three basic BJT amplifier configurations will reveal that each has distinctly different attributes and hence areas of application.¹⁴

6.6.2 Characterizing Amplifiers15

Before we begin our study of the different BJI amplifier configurations, we consider how to characterize the performance of an amplifier as a circuit bankling block. An introduction to this topic was presented in Section 1.5.

Figure 6-19(a) shows an amplifier fed with a signal source having an open-circuit coltage and an internal resistance $R_{\rm in}$. These can be the parameters of an actual signal source in in easier deamplifier, the Theyen in equivalent of the output circuit of mother stage preceding the one under study. The amplifier is shown with a load resistance $R_{\rm in}$ connected to the output terminal. Here, $R_{\rm in}$ can be an actual load resistance or the input resistance of a succeeding amplifier stage in a cascade amplifier.

Lyars 6.49(b) shows the an platter circuit with the amplifier block replaced by its equivalent circuit model. The input resistance R_{μ} represents the loading effect of the amplifier input on the signal source. It is found from

$$R_{ij} = \frac{1}{2}$$

and to bether with the resistance R_{\perp} forms a coltage divider that reduces \parallel_{L} to the value that appears at the input of the amplifier proper.

$$=\frac{R_{10}}{R_{10}+R_{510}}v_{510}$$
 (6.65)

to important to rote that in general R_i may depend on the load resistance R. One of the three configurations we are studying in this section, the emitter tellower, exhibits such dependence

The second parameter for characterizing amplifier performance is the open-circuit voltage gain A_{α} , defined as

The third and final parameter is the output resistance R. Observe from Fig. 6.49(b) that R is the resistance seen looking back into the amplifier output terminal with R set to zero. Thus R can be determined, a least conceptually, as indicated in Fig. 6.49(c) with

$$R_o = \frac{v_x}{i_y}$$

Tic (T) (B) ind (C) configurations are the BH coarresponded the MOSELT CS (C) and CD configurations, preparatively.

[&]quot;The section can be skipped at the reader has a ready studied Section 5.6.2, it presents substantially the same material."




Figure 6.49 (a) An amplifier fed with a signal source $(v_{\rm sig}, R_{\rm sig})$ and prosiding its output across to stresslance R (b) The circuit in (a) with the amplifier represented by its equivalent circuit model (c) Determining the output resistance R_o of the amplifier.

Because R_{ij} is determined with i = 0 its value does not depend on R_{ij} .

The controlled source 4° and the output resistance R° represent the Thevenin equivalent of the amplifier output circuit, and the output veltage e can be found from

$$=\frac{R}{R+R}+A \qquad (6.00)$$

Thus the voltage gain of the amplifier proper (4), can be found as

$$4 = 4 \frac{R}{R + R}$$

and the overall voltage gair ().

can be Jetermined by combining Eqs. (6.65), and (6.66),

$$G = \frac{R_r}{R_n + R_n} A$$
 (6.15)

6.6.3 The Common-Emitter (CE) Amplifier

of the three basic BJT amplifier configurations, the common emitter is the most widely used syncally in an amplifier formed by case iding a number of stages, the bulk of the voltage gain is obtained by using one or more common-emitter stages in the cascade.


Figure 6.50(a) shows a common-emitter amprifier, with the biasing arrangement omitted) ted with a signal so tree \mathbb{Q}_p having a source resistance R_p . We wish to analyze the circuit to etermine k=1, R_p , and G_p . For this purpose we shall assume that R_p is part of the amplifier, thus it a load resistance R_f is connected to the amplifier output it appears in parallel with R_{C_p} .

Characteristic Parameters of the CE Amplifier Replacing the BJT with its highrid π model we obtain the CL amplifier equivalent circuit shown in Fig. 6.50 b). We shall use this equivalent circuit to determine the characteristic parameters of the amplifier R_0 , A_0 , and R_0 as follows. The input resistance R_0 is found by inspection to be

$$R_{10} = r_{\mathcal{R}} \tag{6.69}$$

Observe that P_{ij} does not depend on the output side of the amp iffer, hence, this amplifier is said to be **unilateral**

The output voltage — can be found by multiplying the current (c) by the total resistance between the output node and ground,






Figure 6.50 (a) Common condect amported ted with a sign of trop a generator with a resistance R (b) The common-emitter amplifier circuit with the BJT rejaced with its hybrid-mmodel.

Since - , the open circuit veltage gain $A_{i,j} \equiv v_{ij}/v_{ij}$ can be obtained as

$$A_{10} = -g_n(R_c || r_0)$$
 (6.70)

Observe that he transis or output resistance r_o reduces the magnitude of the voltage gain. I discrete circuit in planets, which are of interes to as in this chapte. P_c is usually notice than + and the effect of r_c on reducing $[A_{vo}]$ is slight (less than 10% or so). It is married sees we can not cot r_o and express A_{vo} simply as

$$A_{i,o} \sim (-g_m R_c)$$

The reader is contoned, however, that neglecting r_0 is allowed only in discrete area design. As will be seen in Chapter 7, r_0 plays a central role in IC amplifiers.

the output resistance R_0 is the resistance seen looking back into the output terminal is reset to zero. From Fig. 6.50(b) we see that with v_i set to zero, v_R will be zero and c_i , will be zero resulting in

$$R_o = R_C || r_o$$

Here r_0 has the beneficial effect of reducing the value of R_0 . In discrete circuits, however this effect is slight and we can make the approximation

$$R_{\mu} \approx R_{e} \qquad (6.5)$$

This concludes the analysis of the amplifier proper. Now, we can make the following observations

- 1 The input resistance $R_m = r_R = \beta/g_m$ is moderate to low in value (vpicilly or he known range). Obviously R_m is directly dependent on β and is inversely proportion to the collector bias current I_C . To obtain a higher input resistance, the bias current collector belowered but this also lowers the gain. This is a significant vesign thade of the maximum higher input resistance is desired, then a modification of the CL configuration to be discussed shortly) or an emitter-follower stage can be employed
- 2. The output resistance $R_c = R_C$ is moderate to high in value (typically, in the kill of range). Reducing R_C to lower R_o is usually not a viable proposition because the volume can is also reduced. Alternatively, if a very low output resistance (in the objections of ohms range is needed, an emitter-follower stage is called for as will be concussed in Section 6.6.6.
- 3. The open circuit voltage gain it can be high, making the CT configuration the work horse in BTI amputed design. Unfortunately, however, the bandwidth of the CT amputer is severely limited. We shall still amplifier frequency response in CT apter 9.

Overall Voltage Gain. To determine the overall voltage gain. 6. we first determine to fraction of that appears at the amphitier input proper that is

$$\frac{r}{r} = \frac{r_{\perp}}{r_{\perp} + R_{\perp}}$$
 (6.73)

Depending on the relative values of $\ell_{\rm a}$ and $R_{\rm b}$ significant loss of significant strength can be as the input, which is obviously an lesirable and can be avoided by raising the input

resonably linear operation, should not exceed about 5 mV to 10 mV, which poses a constraint on the value of $v_{\rm sig}$.

I a mad resistence R_c is connected to the output terminal of the amplifier, this resistance is appear in parallel with R_c . It follows that the voltage gain. I can be obtained by simply replacing R_C in the expression of A_{vo} in Eq. (6.70) by $R_C \parallel R_L$,

$$A_v = -g_n(R_C || R_L || r_0)$$
 (6.75)

We can now use this expression for 4 together with (\cdot, \cdot, \cdot) from Eq. (6.74) to obtain the overall voltage gain G_p as

$$C_{r_{V}} = \frac{r_{o}}{v_{sig}} = -\frac{r_{R}}{r_{R} + R_{sig}} g_{m}(R_{C} || R_{L} || r_{o})$$
 (6.76)

6.41 Use 4 = m + q + (6.76) together with R = m + q + (6.72) to obtain 4 = Show that the result is identical to that in Eq. (6.75).

Alternative Gain Expressions There are alternative forms for A and G that can yield or so enable insight besides being intuitive and easy to remember. The expression for A can be obtained by replacing g_m in Eq. (6.75) with α/r_e ;

$$A_i = -\alpha \frac{(R \cdot || R \cdot || r|)}{r_c} \tag{6.77}$$

Observing that $(R_{ij}, R_{ij}, R_{ij}, R_{ij})$ is the total resistance in the collector and R_{ij} is the total resistance in the emitter, thus expression samply states that the voltage gain from base to collector is given by

$$A_{\pi} = -\alpha \frac{\text{Total resistance in collector}}{\text{Total resistance in emitter}}$$
 (6.78)

The reason for the factor α is that the collector current is α times the emitter current. Of course $\alpha=1$ and can usually be neglected, and the expression in Eq. (6.78) is simply stated as a tesistance ratio. This expression is a general one and applies to any BTT an plater circuit for finding the voltage gain from base to collector.

A corresponding expression to (r) can be obtained by replacing $(g - \pi)$ in the numerator of Eq. (6.76) with β .

$$G_{\nu} = -\beta \frac{(R_{C} || R_{L} || r_{o})}{R_{vor} + r_{\pi}}$$
(6.79)

which can be expressed in words as

$$G_v = -\beta \frac{\text{Total resistance in collector}}{\text{Total resistance in base}}$$
 (6.80)

Observe that here the multiplicative factor is β_i , which is the ratio of i_c to i_b ; this transfer sense because we are using the ratio of resistances in the collector and the base. The reach is creed to reflect on these expressions white referring to Fig. 6.50

Performing the Analysis O rectly on the Circuit As ment, med in Sect in 53 us practice or e car dispense with the cylical ise of the BIT equivalent curest and perform the analysis directly on the circuit schematic. Because in this was a near than its closer to the acticircuit this direct analysis car vie 1 greater insight into circuit operation. Although a trisstage in learning decironic carcuits it is perhaps a lattic early to be by this direct male. route we show noting to 31 the CE amplifiere reintprepared to diece analysis Coscinere we have 'put edout' the resistance of from the transistor that is taking the rans storic lead. conduct g_{mv_R} while still accounting for the effect of r_o .




Figure 6.51 Fer orming to season from a location that is a first and asset inplication

Materiple 8/17

A C Eamphifer at izes (B) with β = 100 and β = 100 A is based at I = 1 mA and has a collected resilvance $R = 5 \times 12 + \text{nd} R - R$ and 1 + 1 the amplified is ted with a social source has not a resist ne of \$100, and a hadres statics R = 5 kQ is connected to the output ferminal find he resulting 4 and G It is to be hit ited to 5 mV what are the corresponding and a strictly load connected?

Solution

At $I_c = 1 \text{ mA}$,

$$g_m = \frac{I_C}{V_T} = \frac{1 \text{ mA}}{0.025 \text{ V}} = 40 \text{ mA/V}$$

$$r_m = \frac{J}{g_m} = \frac{100}{40 \text{ mA/V}} = 2.5 \text{ k}\Omega$$

$$r_o = \frac{V_A}{I} = \frac{100 \text{ V}}{1 \text{ mA}} - 160 \text{ k}\Omega$$

The amplifier characteristic parameters can now be found as

$$R_{in} = r_o = 2.5 \text{ k}\Omega$$

 $4_{in} = -g_m(R_C || r_o)$
 -40 mA/V (5 k Ω || 100 k Ω)
 $-190.5 \text{ V} \text{ V}$
 $R_o = R_C || r_o$
 $= 5 || 100 = 4.76 \text{ k}\Omega$

With a bad resistance R = 5.842 connected at the output, we can find (1/4) either of the following two approaches:

$$\begin{cases} R_t \\ R_t + R_s \end{cases} = -190.5 \times \frac{5}{5 + 1.76} = 97.6 \text{ V.V}$$

or

$$t_v = -g_m(R_c || R_t || r_o)$$

= -40(5|| 5|| 100)= -976 V/V

The overall voltage gain G, can now be determined as

$$G = \frac{R_{\text{in}}}{P + R} A$$

$$= \frac{2.5 + 5}{2.5 + 5} \cdot 9^{\circ} 6 = 32 \cdot 5 \cdot 5$$

If the maximum an alitude of a sto be 5 nV, the corresponding value of will be

$$\frac{R \to R}{K_{\rm in}} = \frac{2 + 5}{2.5} \cdot 5 = 15 \text{ mV}$$

and the amplitude of the signal at the output will be

$$\alpha = 32.5 \times 0.015 = 0.49 \text{ V}$$

6.42. The designer of the implifier in Example 6.17 deciles to lower the Sussention to half its original value morde to raise the aparties status and be reconcreted in terretion of any than appears in the input of the amplifier proper. In an attempt to maintain the voltage gain, the designer decides to double the value of R = f , the new design between R = f = R , A , and G . If the peak amputude of a is to be builded to all with the corresponding values of and fourth the load connected)?

Ans. $5 \text{ k}\Omega$, -190.5 V/V; $9.5 \text{ k}\Omega$; -65.6 V/V, -32.8 V/V; 10 mV; 0.33 V

6 6.4 The Common-Emitter Amplifier with an Emitter Resistance

including a resistance in the emitter as shown in Fig. 6.52(a) can lead to significant change to the amplifier characteristics. This, sach a resistor can be an effective design tool for a oring the amplifier characteristics to fit the design requirements.

Analysis of the circuit in Fig. 6.52 arean be performed by repeated in the BIT with the in its small signal models. Authough involve of the models of ligs in 40 in the 41 in the 183 the most convenient in this application is the of the two I mode. It is a biconvenient resistance R in the emitter will appear to so its 3. In the callittle resistance is of the model and can thus be added out sin philying the incivision is detable. In fact where it there is a resistance in the enlitter lead if it I model should prove more cora michality, than the hybrid- a model

Replacing the BII with the I model of Fig. 6.41 because is in the amplitude small some equivalent circuit mode, shown in Fig. 6.52(b). Note that we have not included the BJT and put resistance because this would complicate the analysis considerably. Since her the discrete amplifier at hand it turns out that the effect of roon circuit performance is small at shall not include it in the arassis here. This is not the case, however, for the IC version of this circuit, and we shall indeed take r_0 into account in the analysis in Chapter 7.




Figure 5.52 Fig. (1) inplies with an initial research R (a) (in initial that has discovered (b) I got ideal circuit with the BII replaced with its flux del-

1 - determine the amplifier input resistance $R_{\rm c}$, we note from Fig. 6.82(b) that

$$R_{\rm in} \equiv \frac{v_i}{i}$$

where

$$i_{\beta} = (1 - \alpha)i_{c} = \frac{i_{c}}{\beta + 1}$$
 (6.81)

and

$$i_c = \frac{v}{r_c + R_c} \tag{6.82}$$

Thus.

$$R_{\rm in} = (\beta + 1)(r_c + R_c)$$
 (6.83)

his is a very in pertent result. It states that the input resistance looking into the nase is $\beta+1$ times the total resistance in the emitter and is known as the resistance reflection rule. The factor $(\beta+1)$ arises because the base current is $1/(\beta+1)$ tribes the emitter current. The expression for R in Eq. 6.83, shows clearly that including a resistance R in the emitter can substitutially increase R. Indeed, the value of R is thereased by the ratio

$$R_{\rm in}(\text{with } R_{\rm e} \text{ included}) \qquad (\beta + 1)(r_{\rm e} + R_{\rm e})$$

$$R_{\rm in}(\text{without } R_{\rm e}) \qquad (\beta + 1)r_{\rm e}$$

$$= 1 + \frac{R_{\rm e}}{r_{\rm e}} = 1 + g_{\rm in}R_{\rm e} \qquad (6.84)$$

Thus the circuit designer can use the value of R_c to control the value of $R_{\rm in}$. To determine the voltage gain $A_{\rm ino}$, we see from Fig. 6.52(b) that

$$v_o = -t_c R_C$$
$$= -\alpha v_c R_C$$

Substituting for 1, from Eq. (6.82) gives

$$A_{vo} = -\alpha \frac{R_c}{r_c + R_c} \tag{6.85}$$

which is a simple application of the general expression in Eq. (6.18). Here, of course, the total resistance in the emitter is $r_a + R_a$.

The open circuit voltage gain in Eq. (6.88) can be expressed alternatively as

$$1 = -\frac{\alpha}{r_{c}} \frac{R_{c}}{1 + R_{c}/r_{c}} - \frac{g_{m}R_{c}}{1 + R_{c}/r_{c}} \approx -\frac{g_{m}R_{c}}{1 + R_{c}/R}$$
(6.86)

It us including R reduces the voltage geni by the factor (1+g)R , which is the same further which R, is increased. This points an an interesting trade of the tween gard and in our relistance a trade of that the designer can exercise through the choice of an appropriate value for R_R .

He ontout resistance K_{\pm} , anche found from the circuit if Eg. 6.52(b) by inspection

$$R_{c} = R_{c'}$$

0

It a load resistance R is connected at the amplifier output. I can be found is

$$A_{v} = A_{vv} \frac{R_{L}}{R_{L} + R_{v}}$$

$$\frac{R_{C}}{r_{e} + R_{e}} \frac{R_{L}}{R_{L} + R}$$

$$\alpha \frac{R_{C} \parallel R_{L}}{r_{e} + R_{v}}$$
(6.87)

which could have been written directly using Eq. 6.38). The overall voltae fair to conow be found:

$$G_{t} = \frac{R_{in}}{R_{in} + R_{sig}} \times -\alpha \frac{K_{i} - K}{r_{e} + R}$$

Substituting for R. from Eq. $(6.8)^3$ and replacing σ with $\phi(\beta) = results a.$

$$G_x = -\beta \frac{R_c \parallel R_L}{R_c + (\beta + \gamma)t - + R_c \gamma}$$
(688)

which is a direct application of the zen ral express or presented in Eq. (6.80). We obser that the overall voltage gain C_{i} is lower than the value without R_{i} because of the addinaterin $(\beta + 1)R_{i}$ in the denominator. In gain to we can show sensitive to the value of ordesirable result.

Another important consequence of including the resistance R in the emitter is that enables the in-plater or handle larger input signal without incurring non-inear distinct. This is be alise only a fraction of the input signal at the base appears between the rase and the emitter. Specifically, from the circuit in Fig. 6.52(b), we see that

$$- = \frac{r_e}{r + R} = \frac{1}{1 + g_n R_e}$$
 (6.89)

Thus, for the since z_n , the signal at the input fermion of the amountier, z_n can be greater than for the CE amplifier by the factor $(1 + g_m R_c)$

To san manze and iding a resistance R in the emitter of the CL amplifier results in the following characteristics:

- 1. The input resistance R_{in} is increased by the factor $(1 + g_m R_c)$.
- 2. The voltage gain from pase to collector (1) is reduced by the factor (1) + 2 R
- 3 For the same nonlinear distort on the input signal can be increased by the fact $(1+g_mR_e)$.
- 4. The overall voltage gain is less dependent on the value of β .
- 5 The firsh frequency response is significantly improved (as we shall see in Chapter?)

With the exception of gain reduction, these characteristics represent performance improvements. Indeed, the reduction in 2a n is the price paid for obtaining the other performance improvements. In many cases this is a 2 to 1 bargain, it is the anderlying plu osophy for the use of negative feedback. That the resistance R introduces negative feedback in the amplifier circuit can be seen by reference to Fig. 6.52(a). White keeping constant assume that for some reason the collector current also will increase resulting an an increased voltage disacross R. Thus the emitter current also will increase resulting an an increased voltage disacross R. Thus the emitter voltage rises, and the base emitter voltage decreases. The alterest causes the collector current to decrease, counteracting the initially assumed change and rid cation of the presence of negative fee fback. In Chapter 10, where we shall study negative

teelback for nally, we will find that the factor $(1+g_*R_*)$ which appears repeatedly is the amount of negative feedback" introduced by R_* . Finally, we note that the negative-feedback action of R_* gives it the name emitter degeneration resistance.

Example 6.18

For the CF amplifier specified in Example 6.17, what value of R_i is needed to raise R_m to a value tour times that of R_{ijk} ? With R_i included, find A_{ij} , R_{ij} , A_i , and G_i . Also, if I_{ijk} is limited to 5 mV, what are the corresponding values of I_{ijk} and I_{ijk} ?

Solution

To obtain $R_{10} = 4 R_{10} = 4 \times 5 = 20 \text{ k}\Omega$, the required R_e is found from

$$20 = (\beta + 1) (r_c + R_c)$$

With $\beta = 100$,

$$r_s + R_s \simeq 200 \Omega$$

Thus.

$$R_{v} = 200 - 25 = 175 \Omega$$

1 - $\alpha \frac{R_{C}}{r + R_{c}}$
 $= \left(-\frac{5000}{25 + 175}\right) = -25 \text{ V/V}$
 $R_{o} = R_{C} = 5 \text{ k}\Omega \text{ (unchanged)}$
 $A_{0} = A_{v\sigma} \frac{R_{L}}{R_{L} + R_{\sigma}} = -25 \times \frac{5}{5 + 5} = -12.5 \text{ V/V}$
 $G_{v} = \frac{R_{in}}{R_{in} + R_{sig}} A_{v} = -\frac{20}{20 + 5} \times 12.5 = -10 \text{ V/V}$

For $\hat{v}_{\pi} = 5 \text{ mV}$,

$$= \frac{r + R}{r}$$

$$= 5\left(1 + \frac{175}{25}\right) = 40 \text{ mV}$$

$$v_{sig} = \hat{v}_1 \frac{R_{in} + R_{sib}}{R_{in}}$$

$$= 40\left(1 + \frac{5}{20}\right) = 50 \text{ mV}$$

$$= \hat{v}_{sig} \times |G_z|$$

$$= 50 \times 10 = 500 \text{ mV} = 0.5 \text{ V}$$

Thus, white [6] has decreased to about a third of its original value, the amplifier is able to produce as large an output signal as before for the same no illnear distortion.

EXERCISE

6 43 Show that with R included, and τ in ited to a max minimal value τ , the maximum allowable in that signal, $\hat{v}_{\rm sig}$, is given by

$$\hat{v}_{\text{sig}} = \hat{v}_{\pi} \left(1 + \frac{R_c}{r_c} + \frac{R_{\text{sig}}}{r_{\pi}} \right)$$

If the transistor is biased at I = 0.5 mA and has a $\beta < 1.00$, what value of R is receded to permit an input signal of 100 mV from a source with a tesistance R = -50 kg2 with a function I = 10 mV. What is R = 10 this amplifier. If the total resistance in the collector is 10 kg2 what is value results?

Ans. 350 Ω ; 40.4 k Ω ; 19.8 V/V

6.6.5 The Common-Base (CB) Amplifier

Figure 6.53(a) shows a common-base amplifier with the biasing circuit smitted. The imposing is fed with a signal source characterized by $\frac{1}{2}$ and $R = \frac{1}{2}$ Since $R = \frac{1}{2}$ appears in series with the emitter at is more convenient to represent the transistor with the 1-in delition with the hybrid $\frac{1}{2}$ model. Doing this we obtain the implifier equivalent circuit shown in Fig. 6.53(b). Note that we have not included $r = \frac{1}{2}$. This is because including $\frac{1}{2}$ would complicate the analysis considerably, for it would appear between the output and input of the amplifier. Fortunately, it turns at that the effect of r = 0 in the performance of a discrete CB amplifier is very small. We will consider the effect of r = 0 when we study the IC torns of the CB amplifier in Chapter.




Figure 6.53 (a) CB amplifier with that details omitted (b) Amp' ther equivelent circuit with the EUT represented by tell. Model

From inspection of the equivalent circuit in Fig. 6.53(b), we see that the input resistance is

$$R_{\rm m} = r_{\rm e} \tag{6.90}$$

This should have been expected, since we are looking into the emitter and the base s grounded. Typically to a few ohms to a few tens of ohms, thus the CB ampatier has a low input resistance.

To determine the voltage gain, we write at the collector node

$$v_o = -\alpha i_e R_C$$

and substitute for the emitter current from

$$t_i + \frac{t}{r_i}$$

to obtain

$$4 = - = \frac{\alpha}{r_c} R_C = g_m R_C \tag{6.91}$$

which except for its positive sign is identical to the expression for A - for the CE anipl fier The output resistance of the CB circuit can be found by inspection of the circuit in Fig. 6.53(b) as

$$R_{o} = R_{C} \tag{6.92}$$

which is the same as in the case of the CE amplifier (with) neglected)

Although the gain of the CB amplifier proper has the same magnitude as that of the CE ampatier, this is usually not the case for the overall voltage gain. The loss input resistance of the CB amplifier can cause the input signal to be severely attenuated, specifically,

$$\frac{v_1}{r_0} = \frac{R_{10}}{R_{10} + R_{10}} = \frac{r_e}{R_{10} + r_e}$$
 (6.93)

from which we see that except for situations in which R_{\perp} is on the order of r, the signal transmission factor can be very small. It is useful at this point to mention that one of the applications of the CB circuit is to amplify high frequency signals that appear on a coax rat caste. To prevent signal reflection on the cable, the CB implifier is required to have an oput resistance equal to the characteristic resistance of the cable, which is usually in the range of 50 Ω to 75 Ω .

If a load resistance R_{-} is connected to the amplifier output terminal at will appear in par allel with R_C and thus A_c can be determined as

$$A_{v} = g_{m}(R_{C} \parallel R_{\ell})$$

can now be obtained by multiplying 1 with the expression for Ite everal voltage gain C v/v_{sig} in Eq. (6.93),

$$G_{o} = \frac{r_{e}}{R_{sig} + r_{e}} g_{m}(R_{C} \parallel R_{L})$$

$$= \alpha \frac{R_{C} \parallel R_{L}}{R_{sig} + r_{e}}$$
(6.94)

Since or 1, we see that the overall voltage gain is simply the ratio of the total resistance in the collector circuit to the total resistance in the emitter e-reait. We also note that the everall

voltage gain is almost independent of the value of \$\beta\$ (except through the small dependence of α on β), a desirable property. Observe that for R_{reg} of the same order as R and κ in gain will be very small.

In summary, the (B amplifier exhibits a very free input resistence (r) an open like voltage gain that is positive and equal in magnitude to that of the CF at ipither conditional like the CF amphitier, crelatively high output resistance. R. Because of its very lose inp. resistance, the CB circuit alore is not attractive as a voltage amplifier except in special colapplications, such as the cable amplifier mentioned above. The CB amplifier has excller high frequency performance, which is we shad see in Chapters " and 9" makes it useful recombination with other circuits in the implementation of high frequency an philings

- 6.44 Consider a CB amplifier iti izing a BIT prised a. I = 1 r. V and sith B = 5 x22 Determine $R_{\rm in}$ (for any little implifier is loaded in $R_{\rm in}$) $N+\Omega$ (A) at least 1.1 (e.g., 18) What $R_{\rm in}$ is obtained if $R_{\text{ng}} = 5 \text{ k}\Omega$ " Ans. 25 Ω; 200 V/V; 5 kΩ, 100 V/V; 0.5 V/V
- 6.45. A CB amplifier is required to amplify a signal detivered by a convenience of a mean characteristic resistance of \$0.02. What bus current I should be it is do to obtain R that single red to the cable resistance? To objain an overall voltage gain of Coof 40 V. Visitatis in Idithe total resistance in the collector (i.e., $R_t \parallel R_T$) be? Ans. $0.5 \text{ mA}, 4 \text{ k}\Omega$

6 6 6 The Common-Collector Amplifier or Emitter Follower

The last of the basic BIT amplifier configurations is the common collector amplifier as in important circuit that finds frequent application in the lessen of both small signal application and amplifiers that are required to handle la ge signals and deliver substantial in outle. I signal power to a load. This later variety will be studied in Chapter 11. As well the commitco lector amplifier is utilized in a sign ican it in its of disital logic circuits (Chapter of The circuit is more oni to by known by the a te native none condition for ower the teach for this will become apparent shortly.

The Need for Voltage Butters, Bet its derving into the inclusis of the emitter follower it's iseful to look at one of its most common applications. Consider the situation depicted in East 6.54(a). A signal source delivering a signal of icas mable strength (200 mV) with an internaresistance of 100 kgz, is to be connected to a 1-kgz, load resistance. Connecting the socrehe lead directly as in Fig. 6.54(b) would result in severe attenuation of the signal, the signal appearing across the load will be only 1 (100) + 1 of the input signal or about 2 mV

An alternative course of action is suggested in Fig. 6 S4(c). Here we have interposed 1 amplifier between the source and the load. Our amplifier Towever, similarly the unpities we have been studying in this chapter thas far at has a voltage gain of unity. I mass become our signal is already of soft cient, trength and we do not need to increase its arapatude Note however that an amphitici has an input resistance of 100 k Ω , thus half the mpat sana. (100 mV) will appear at the input of the amplifier proper. Since the amplifier has a co-




Figure 6.54 Illustrating the need for a unity-gain buffer amplifer.

output resistance (40.42), 99% of this signal (99 n.V. will appear at the output. This is a signal call improvement over the situation with the source cornected directly to the Daid. As will be seen shortly, the emitter follower can easily implement the unity gain butter amplifier shown in Fig. 6.54(e).

Character stic Parameters of the Emitter Follower. Figure 6.55(a) shows a common-colector amplifier or emitter follower, as we will refer to it hericeforth. Note that the brising character is not shown. The emitter to lower is fed with a signal source $(-, -, R_{ij})$ and has a confresistance k. Connected between emitter and ground. To keep this gissimple, we are issuming that R includes both the actual load and any other resistance that may be present between emitter and ground. Normally the actual R, would be much lower in value than such other resistances and thus would dominate.

Since the BTI has a resistance R—connected in its emitter it is most convenient to use the I model to represent the BTI. Doing this results in the critici tollower equivalent circuit shown in Fig. 6.55 b). We have included r—simply because it is very easy to do so However note that r—ippears in parallel with R, and in discrete circuits is nuch larger thin R_{L} and can thus be neglected. The resulting simplified circuit shown in Fig. 6.55(c) can now be used to determine the characteristic parameters of the amplifier.

The input resistance $R_{\rm in}$ is found from

$$R_{in} = \frac{2}{l_h}$$

Substituting for $i_b = i_c/(\beta+1)$ where i, is given by




Figure 6.55 (a) Common collector amplifier or emitter to locker (b) requivalent circuit obtained by replacing the BH with its r mode. Note that r appears in particle with R . Since it discrete circuits r = R, we shall neglect it thus obtaining the sir put in the first out in (e).

we obtain

$$R_{\rm in} = (\beta + 1)(r_c + R_L) \tag{6.95}$$

a result that we could have written directly, utilizing the resistance-reflection rule. Note that reespected the crintler follower takes the low load resistance and reflects it to the base side. where the signal source is, after increasing its value by a factor $(\beta + 1)$. It is this impedance tansformation property of the emitter follower that makes it useful in connecting a low resistance load to a high-resistance source, that is, to implement a buffer amplifier

The voltage gain A, is given by

$$1 = -\frac{R_1}{R_1 + 1}$$
 (6.96)

Setting $R_l = \infty$ yield: 1.

$$A_{vo} = 1 \tag{6.97}$$

This is expected, the open circuit voltage gain of the emitter follower proper is unity to which means that the signal voltage at the cm tter fill my that at the base, which is the origin of the name "emitter follower."

To determine R , refer to Fig. 6.55(c) and look back into the emitter (i.e., behind or exclud- $\log R$) while setting ~ 0 (i.e., grounding the base). You will see $\ell_{\rm c}$ of the Ball, thus

$$R_o = r_o \tag{6.98}$$

This result together with |f| = 1 yields |f| in Eq. (6.26), thus confirming our earlier analysis

Overall Voltage Gain. We now proceed to determine the overall voltage gain G., as follows:

$$v_{\text{sig}} = \frac{R_{\text{in}} + R_{\text{sig}}}{R_{\text{in}} + R_{\text{sig}}}$$

$$= \frac{(\beta + 1)(r_c + R_L)}{(\beta + 1)(r_c + R_L) + R_{\text{sig}}}$$

$$G = \frac{v_o}{v_{oig}} = \frac{v_i}{v_{oig}} \times A_v$$

Substituting for A_n from Eq. (6.96), results in

$$G_v = \frac{(\beta+1)R_t}{(\beta+1)R_t + (\beta+1)r_e + R_{sig}}$$
 (6.99)

This equation indicates that the overall gain, though lower than one, can be close to one if $(\beta+1)K$ is larger or comparable in value to R . This again confirms the action of the emit ter to lower it delivering a large proportion of to a low valued load esistance R even though R can be much larger than R. The key point is that R \sim multiplied by $(\beta + 1)$

[&]quot;In practice the value of 1 will be lower than but close to unity For one thing, r, which we have repected would make 1 - 1 (1 + 1) Also as already mentioned there may be other resistances (e.g., for biasing purposes) attached to the emitter

0

Figure 6.56. Simple equivalent circuits for the emitter follower obtained by (a) reflecting r_i and R_{ij} to the base safe and (b) reflecting v_{ij} and R_{ij} to the emitter side. Note that the circuit in (b) can be obtained from that r_i (a) v_i simply dividing all resistances by $(\beta + 1)$.

before it is presented to the source." Figure 6.56(a) shows an equivalent circuit of the emitter tollower obtained by simply reflecting r_e and R_L to the base side. The overall voltage z_{em} can be determined directly and very simply from this circual by using the vortage divider rule. The result is the expression for G_e , already given in Eq. (6.99).

Dividing all resistances in the circuit of Fig. 6.56(a) by $\beta+1$ does not change the voltage ratio. Thus we obtain another equivalent circuit, shown in Fig. 6.56(b), that can be used to determine $\alpha \equiv v_0/v_{\rm sig}$ of the emitter follower. A glance at this circuit reveals maint is simply the equivalent circuit obtained by reflecting $v_{\rm sig}$ and $R_{\rm sig}$ from the base side to the emitter side. In this reflection, $v_{\rm sig}$ does not change, but $R_{\rm sig}$ is divided by $\beta+1$. This we either reflect to the base side and obtain the circuit in Fig. 6.56(a) or reflect to the emitter side and obtain the circuit in Fig. 6.56(a) or reflect to the emitter side and obtain the circuit in Fig. 6.56(a) are reflect to the emitter side and obtain the circuit in Fig. 6.56(a).

$$\frac{R_{\mathcal{L}}}{R_{\mathcal{L}} + r_e + R_{sig}/(\beta + 1)}$$

Observe that this expression is the same as that in Eq. (6.99) except for dividing both to numerator and denormator by $\beta + 1$.

The expression for G in Eq. (6.100) has an interesting interpretation. The emitter of lower reduces P by the factor ($\beta+1$) before "presenting it to the load resistance R a impedance transform at or that has the same buffering effect.

At this point it is important to note that although the emitter follower does not provide voltage pain it has a current gain of β_4

Thever in Representation of the Emitter Follower Output: A more general representation of the emitter-follower output is shown in Fig. 6.57(a). Here G_{-} is the overall open-circuit voltage gain that can be obtained by setting $R_{-} = 0.11$ the circuit of Fig. 6.56(b), as illustrated in Fig. 6.57(b). The result is $G_{-} = 1$. The output resistance R_{-} is M_{-} for M_{-} from R_{-} . To determine R_{-} , we set G_{-} to zero trather than setting G_{-} to zero. As G_{-} we can use the equivalent circuit in Fig. 6.56(b) to do this, as illustrated in Fig. 6.57(c). We see that

$$R = -\gamma + \epsilon \frac{R}{B+1} \tag{6.10}$$




Figure 6.57 (a) The cerus expresentation of the sulput of the ersitter follower. In Obtaining G. from the carvil of circuit in Eq. 6.56(b). (C) Obtaining R. If you the econvalent circuit in Eq. 6.56 b) with a set to for (d) the emitter follower with R and R determined simply by reoking into the inplacing output ter minals, respectively

Finally, we show in Fig. 6.57(d) the emitter follower circuit together with its $R_{\rm m}$ and R_{ij} . Observe that R_{ij} is determined by reflecting i, and R_{ij} to the base side (by multiplyng their values by $\beta + 1$). To determine $R_{\rm col}$, grap hold of the enatter and walk for just $|\cos t|$ backward while $t_{ij} = 0$. You will see t_{ij} in series with R_{ij} , which because it is in the base must be divided by $(\beta + 1)$.

We note that unlike the CL and CB amplifiers was studied earlier, the emitter follower is not undateral. This is in unitested by the fact that P_{ij} depends on R_{ij} and R_{ij} depends on R_{ij}

Example 6.19

It is required to design an curitter toll ower to in plement the butter amplifier of Fig. 6.54(c). Specify the required bias current I_{ij} and the minimum value, he transistor β must have. Determine the maximum allowed value of the first to be landed to 5 mV in order to obtain reasonably linear operation. With 200 mV, determine the signal voltage at the output if R_{\odot} is changed to 2 k Ω_{\odot} and to 0 5 k Ω_{\odot}

Example 6.19 continued



Solution

The emitter follower circuit is shown in Fig. 6.58. To obtain R=0.02 to obtain R=0.02. Thus,

$$10 \Omega = \frac{1}{7}$$

$$I_{1} = 2.5 \text{ m/s}$$

The input resistance R will be

$$R_n = \beta + 3\alpha + R$$

$$160 = \beta + 31.011 +$$

Thus, the BUTshould have a B with a minimum value of B. A higher B would obvious A be beneficial. The overall voltage B an can be determined from

$$(r \in \frac{R}{r}, \frac{R}{R} + r + \frac{R}{R})$$

Assuming $\beta = 100$, the value of α , obtained is

Thus when -4.200 mV the signal at the output will be 100 mV. Since the 100 mV appears ic oss the 14k Ω -load, the signal across the base lemitter praction can be too id from

$$=\frac{7}{R} \times r$$

= $\frac{60}{1000} \times 10$ mV

If $z \le m$ then can be increased by a factor of Scross illing in z = 1

To obtain as the load is rated we use the Thevenin equivalent of the emitter follower shown in Fig. 6.57(a) with $\phi = \gamma + \alpha$ and

$$R = -\frac{R_{\perp}}{\beta + 1} + r_{c} = \frac{100}{10c} + 0.01 = 1 \text{ k}\Omega$$

to obtain

$$= \cdot \cdot \frac{R_L}{R + R}$$

For $R_I = 2 k\Omega$.

$$v_o = 200 \text{ mV} \times \frac{2}{2+1} = 133.3 \text{ mV}$$

and for $R_L = 0.5 \text{ k}\Omega$.

$$v_a = 200 \text{ mV} \times \frac{0.5}{0.5 + 1} = 66.7 \text{ mV}$$

An imitter follower utilizes a transistor with $\beta=100$ and is brised at I=8 m.V. It operates be tween a source having a resistance of 0 k. Ω and 0 and 0 lead of 1 k Ω . Und R=G=R, and Ω . What is the peak arapitude of \mathbb{R}_{+} , that results in \mathbb{R}_{+} having a peak amplitude of \mathbb{R} m.V. I and the resulting peak amplitude at the output.

Ans. $101.3 \text{ k}\Omega$; 1 V/V; 104Ω , 0.91 V/V, 1.1 V, 1 V

6.6.7 Summary and Comparisons

For easy reference and to chable comparisons, we present in Table 6.5 the formulas for additioning the characteristic pair meters of discrete BFI ampiliers. Note that *i*—has been accepted throughout. As has already been mentioned, this is possible in discrete circuit amplifiers. In addition to the remarks made throughout this section about the characteristics and applicability of the various configurations, we make the following concluding pair is

- Ite (4) configuration is the one best suited for realizing the bulk of the gain required in an amplifier. Depending on the mag in ide of the gain required, either a single stage or a cascade of two or three stages can be used.
- 2 Including a resistor R in the emitter lead of the CI stage provides an imper of performance improvements at the expense of gain reduction.
- 3. The low input resistance of the CB amplifier makes it useful only in specific applications. As we shall see in Chapter 9, it has a much better high frequency response in in the claimplifier. This superiority will make it useful as a high frequency amplifier especially where on bined with the CL circuit. We shall see one steh combination in Chapter?
- 4. The erint of follower finds application as a voltage buffer for connecting a high fesistance source to a low resistance load and as the output stage in a maltistruct applifier where its purpose is to equip the amplifier with a low or tput sensitince.

= R_c refer to fig. 6.49
——ected, which is permitted in the discrete-circuit simplifiers studied in this chapter. For integrated-circuit ampli-

6.7 Biasing in BJT Amplifier Circuits

Have t > t and t the various configurations of BJT amplifiers, we now address the important question t by $t \ge 2 = 1$ is relatively and $t \ge 1$ by $t \ge 1$. In this case, the important of the policy of the angle t and t are t and t are t and t are t and t are t and t are t are t and t are t and t are t are t are t are t and t are t are t are t are t are t and t are t are t are t are t and t are t are t are t are t and t are t are t are t and t are t are t are t and t are t and t are t are t and t are t are t and t are t are t are t are t and t are t are t and t are t are t and t are t and t are t and t are t are t and t are t are t and t are t and t are t are t and t are t are t and t are t and t are t are t and t are t are t and t are t and t are t and t are t are t are t and t are t and t are t and t are t are t and t are t and t are t and t are t and t are t are t and t are t and t are t and t are t are t and t are t are t and t are t are t and t are t

Before the early, the solution bearing schemes, we should point out why two obvious artists and a cold by that inpling to bias the BJT by fixing the voltage V_{B} , by, for it stance as not a cold by for iteraction, other supply V_{CC} , as shown in Fig. 6.59(a), is not a cold pipe act. The cry mag expension of relationship v_{CC} as shown in Fig. 6.59(a), is not in the latter to the cry mag expension of relationship v_{CC} as shown in Fig. 6.59(a), is not in the latter to the cry mag expension of relationship v_{CC} as shown in Fig. 6.59 by after I_{CC} and I_{CC} by I_{CC} and I_{CC} by I_{CC} and I_{CC} by I_{CC} by I_{CC} as shown in Fig. 6.59 by after I_{CC} by I_{CC} by






Figure 6.59.1 confidence of V_{cr} and therefore are considered to be "bad". Neither scheme is recommended

6.7.1 The Classical Discrete-Circuit Bias Arrangement

Exercise 6.60 a shows the attangenent most commonly used for biasing a discrete circuit time storan polici if only a single power supply is available. The technique consists of supply 2 the base of the transistor with a fraction of the supply voltage k, though the voltage divider R_1 , R_2 . In addition, a resistor R_2 is connected to the emitter.




Figure 6.60 (ii) the first tribble and the BH and the lepower supply (and not the circuit site the rollage divider supplying the base replaced with its Theyen nequivalent.

Figure 6.60 b) shows the same criciit with the voltage divide network replaced by its Thevenin equivalent,

$$V_{BB} = \frac{R_2}{R_1 + R_2} V_{CC} \tag{6.102}$$

$$R_R = \frac{R_1 F_2}{R_1 + R_2} \tag{6.103}$$

The current I_k can be determined by writing $I_B = I_F/(\beta+1)$.

$$I_F = \frac{V_{BB} - V_{BE}}{R_E + R_B/(\beta + 1)}$$
 (6.104)

Is make / in each of temperature and Branch of the first of the following two constraints:

$$V_{BB} \gg V_{BL}$$
 (6.105)

$$R_{\tilde{\varepsilon}} \gg \frac{R_B}{\beta + 1} \tag{6.106}$$

Condition on this is an area shall small contains to the Vall beautiful to the harder 1. There is a mind of weather the wholes and before a containing supply college in the horizontal base parely to the form of the same better a containing state of the beautiful to the same better and the collector base parely to the following the same beautiful to the same beautiful to the same and the same

Condition to both makes I insersite evolutions at P, and consider a since R small this intuition is let a considerable values for R and R has every limit, a matter out to the training of the about resistance of the applicant I the input solid in out to be set which is the trade of the explicit this participate it is should be confident to 000 means that we want to now the base out to independ on of R pand determined solety by the voltage divider. This will obviously be satisfied if the current in the divider is made much larger than the base current. Typically one selects R and R such that their carrons in the range of I_F to $0.1I_F$.

Further insight regar ling he mechanism by which the bias arrangement of Fig. 6.60(a) slabilizes the decinities and hence collector) current is obtained by considering the feedback action provided by R. Consider that or some reason the emitter current increases. The voltage drop across R, and hence r with increase correspondingly. Now, if the base voltage is determined primarily by the costary discrete R, which is the case if R_B is small, it will remain constant, and the increase in V will result in a corresponding decrease in V_{BF} . This in turn reduces the collector and matter r will result a change opposite to that originally assumed. Thus R provides a m galls to m action that stabilizes the bias current. This should remind the resider of the resistance R that we included in the emitter lead of the CE amplifier in Section t 6.4. We shall study negative feedback formally in Chapter 10.

Blas de les scelles stabilize pither for I since I amore in the second of the second o

If the triple state R_1 and R_2 effectively appear in particle state R_2 and R_3 effectively appear in particle state R_2 and ground. Thus, low values for R_3 and R_3 will result in lowering R_4 .

Example 6.20

A cas shift destrict the bias network of the amplitudin Fig. 6.60 to establish a current I=1 mA using a power supply $V=\pm 12$ V. The transistor is specified to have a norminal ρ value of 100.

Solution

We shall to low the trile of thumb mentioned above and allocate one third of the supply voltage to the altage crop a ross R and another one third to the voltage drop across R leaving one third for possible negative signal swing at the collector. Thus,

$$V_R = +4 \text{ V}$$

 $V_E = 4 - V_{RE} = 3.3 \text{ V}$

and R_z is determined from

$$R_E = \frac{V_L}{I_E} = \frac{3.3}{1} = 3.3 \text{ k}\Omega$$

From the discussion, above we select a voltage divider current of $\theta(1)$, $\theta(1+1) = \theta(1)mX$. Neglecting the base current, we find

$$R_1 + R_2 = \frac{12}{0.1} = 120 \text{ k}\Omega$$

and

$$\frac{R_2}{R_1 + R_2} V_{CC} = 4 \, \text{V}$$

Thus $R_1 = 40 \text{ k}\Omega$ and $R_1 = 80 \text{ k}\Omega$.

At this point at as desnable to find in ore accurate estimate for / taking into account the nonzero base current. Using Eq. (6.104),

$$I_E = \frac{4 - 0.7}{3.3(k\Omega) + \frac{(80 | 40)(k\Omega)}{101}} = 0.93 \text{ mA}$$

Ensure quarter a bit of set than 1 m/V, the value we are annual for this case to see from the above equal to that as in ple way to restore I=0 its nominal value would be to reduce R=1 rom $3/3 \times \Omega$ by the mactaines of the second term in the constitution () $26/3 \times \Omega$). Thus a more suitable value for R= in this case would be $R_1=3 \times \Omega$, which results in $I_E=1.01$ mA = 1 mA.¹⁹

$$I_F = \frac{4 - 0.7}{3.3 + 0.027} = 0.99 \approx 1 \text{ mA}$$

At the relative R_i is states I_i to the description of I in A in decrease some the problem of the dependence of the value of I_i on β . See Exercise 6.47.

Example 6.20 continued

In this case, design 2, we need not change the value of R_1 Finally, the value of R can be determined from

$$R_c = \frac{12 - V_c}{I_c}$$

Substituting $I_{\rm c} = \alpha I_{\rm F} = 0.99 \times 1 = 0.99 \, \text{mA} \approx 1 \, \text{mA}$ results, for both designs, in

$$R_{\rm c} = \frac{12 - 8}{1} = 4 \, \mathrm{k} \Omega$$

6.47 For design 1 in Example 6.20, calculate the expected range of I_F if the transistor used has β in the range of 50 to 150. Express the range of I_i as a percentage of the nominal value ($I_i = 1 \text{ mA}$) obtained for $\beta = 100$. Repeat for design 2.

Ans. For design 1 0 94 mA to 1 04 mA, a 10° range, for design 2 0 984 mA to 0 995 mA, a 1 1° o range.

6.7.2 A Two-Power-Supply Version of the Classical **Bias Arrangement**

A somewhat simpler bias arrangement is possible if two power supplies are available, as shown in Fig. 6.61. Writing a loop equation for the loop labeled L gives

$$I_{\varepsilon} = \frac{V_{\varepsilon\varepsilon} - V_{\theta\varepsilon}}{R_{\varepsilon} + R_{\varepsilon}/(\beta + 1)} \tag{6.10}$$




Figure 6.61 Bigsing the BJT using two power supplies. Resistor R. needed only if the signal is to be capacitively complet to the base. Other wise the base can be connected directly to ground, or to a grounded signal source, resulting in almost total β -independence of the bias current

451

This equation is identical to Eq. (6.104) except for V_{sp} replacing V_{gg} . Thus the two constraints of Eqs. (6.105) and (6.106) apply here as well. Note that if the transistor is to be used with the base grounded (i.e., in the common-base configuration), then R_g can be eliminated altogether. On the other hand, if the input signal is to be coupled to the base, then R_g is needed. We shall study complete circuits of the various BJT amplifier configurations in Section 6.8.

D6.48 The bias arrangement of Fig. 6.61 is to be used for a common-base amplifier. Design the circuit to establish a determiter current of 1 mA and provide the highest possible voltage gain while allowing for a maximum signal swing at the collector of $\pm 2 \text{ V}$. Use $\pm 10 \text{ V}$ and $\pm 5 \text{ V}$ power supplies **Ans.** $R_B = 0$; $R_E = 4.3 \text{ k}\Omega$; $R_C = 8.4 \text{ k}\Omega$

6.7.3 Biasing Using a Collector-to-Base Feedback Resistor

Figure 6.62(a) shows a simple but effective alternative blasing arrangement suitable for common-emitter amplifiers. The circuit employs a resistor R_n connected between the collector and the base. Resistor R_n provides negative feedback, which helps to stabilize the bias point of the BIT. We shall study feedback formally in Chapter 10.

Analysis of the circuit is shown in Fig. 6.62(b), from which we can write

$$\begin{split} V_{CC} &= I_E R_C + I_B R_B + V_{\partial E} \\ &= I_E R_C + \frac{I_E}{\beta + 1} R_B + V_{\partial E} \end{split}$$

Thus the emitter bias current is given by

$$I_E = \frac{V_{CC} - V_{BE}}{R_C + R_R/(\beta + 1)} \tag{6.108}$$




Figure 6.62 (a) A common emitter transistor amplituer biased by a feedback reason R (b) Analysis of the attent in (a)

It is inversiting to note that this equation is a fertical to Eq. 6 for which is come the epoce of the traditional bias circuit except that k it replaces k and k top rices k'. It to one a obtain a value of k but its inscriptive to an from k will select k but its inscriptive to an flow k will entire that the value of k' determines the illewable from the figure k will a the value of k' determines the illewable from k and will a the following from the first since

$$V_{CB} = I_B R_B = I_E \frac{R_B}{\beta + 1} \tag{6.109}$$

D6 49 Describe circuit of Fig. 6 (2 to 10 to 10 december current of 10 N 10 decimber 2 to 10 N 10 decimber 3
6.7.4 Biasing Using a Constant-Current Source

The BTI can be based using a constant ectron source f as in 4 cated in the creek f is f to say this circuit has the advantage that the entitles or right is independent of the f is f. But R is Thus P is an bounded large enabling an increase in the input resistance of f is without edversely aftering be is stability. Further current source biasing leads to S is design an applification of with been incorporate political ections and chapter.

A simple implementation of the constant californ source / is shown in Fig. 16 of the circuit offices a pair of matched transistors () and () with () and context for shorting its collector to its base. If we assume that () and () have high it constants. Thus the current it rough () will be approximately equal.

$$I_{REF} = \frac{1}{R} \frac{1}{R}$$

$$\downarrow R_{REF}$$

Figure 6.63 (a) A BJT brased roug a constant affect according to the expectation source.

Now since O and Q have the same I, their collector currents will be equal resulting in

$$I = I_{RSF} = \frac{V_{CC} + V_{EE} - V_{BE}}{R}$$
 (6.111)

Neglecting the Larly effect in Q, the collector current will remain constant at the value even by this equation as long as Q -remains in the active region. This can be guaranteed by Lesing the voltage at the collector A -greater than that it the enaction of Q and Q and Q in Fig. 6.63(8) is known as a current mirror. We will study current mirrors in detail in Chapter 7.

6.50 For the circuit in Fig. 6 (3(a) with F = 0.8, 7 - 1 m Λ, ρ = 100 R_p = 100 κΩ and R = 7.5 kΩ find the devoltage at the Fase, the enritter and the collector For F = 10.V, and neglecting base currents find the required value of R in order for the circuit of Fig. 6 (3) s) to implement the cultent source F. Ans. -1 V; -1.7 V, +2.6 V; 19.3 kΩ.

6.8 Discrete-Circuit BJT Amplifiers

A moar stedy of BTE in parfer basics complete, we now put everything tegether by present as practical circuits for discrete eigent implifiers. These circuits which unlike the amplifier circuits studied in Section 6.6 and one of the mising methods of Section 6.7, can be used using off the shelf discrete transissors, resistors, and capacitors. Though practical accordance selected for illustrate some important points, the circuits presented in this section is to be required as examples of discrete circuit, bipolar transistor amplifiers. Indeed, there is a real variety of such circuits, a mumber of which are exploited in the end of chapter problems.

It is section we present a series of exercise problems. Exercises 6.51 to 6.55, which are not divides one fit as mistrate important aspects of the ampatier circuits studied. These exercises are a sort tended to enable the relider to see more clearly the differences between the various area from figurations. We strongly large the relater to solve these exercises. As usual, the answers are provided

6.8.1 The Basic Structure

Figure 6.64 shows the beside creat that we shall utilize to implement the various configurate ∞ to selecte BE amplifiers. Although the various bias he schemes possible for discrete BEL appliers (section ∞), we have selected, or simplicity and effect veness the one on ploying confidence it to assume Figure 6.64 hereaftes the decorrents in all branches and the devolt ∞ shall nodes. We should note that one would want to select a large value for R in order to step the input resistance at the base large. However, we also want to limit the devoltage drop it is R and even increasing transity the variability of this devoltage, estilling from the variation of R and even increasing transitions of the same type. The devoltage R determines the allowable negative signal swing at the collector.



Figure 6.64 B constitution of the first of the first of the figurations

EXERCISE


6.51 Consider the circuit of Fig. 16.44 or the case in the To V / To V R to V (2.2) P to V (2.3) and β to 0 Find all declarents and vortages. What are the and walkes graded in the first interest in the Block analysis and these values change as β schanged to S (1.1) 2 m. Find the dates the Block analysis and parameters at the bias portagonal


Figure E6.51

6.8.2 The Common-Emitter (CE) Amplifier

As rentioned in Section 6.6, the CL configuration is the most widely used of all BII applies circuits. Fears 6.68(a) shows a CF implifier implemented using the circuit of 2.663 To establish a signal ground (or an ac ground, as it is simetanes called) at the in the a line expands to a usually in the range of microfaraes or tens of microfaraes is orrested between enatter and ground. This capacitor is required to provide a very low g, tance to ground ineally zero impedance, i.e., in effect, a short circuity at all signal sceneral ellof antifies. In this way, the emiffer signal current passes through C. to ground in this correct the output resistance of the current source I fund any other circuit com-Test that it into be connected to the emitter), hence C as called a bypass capacitor menually the lewer the signal frequency, the less effective the bypass capacitor becomes This issue will be studied in Section 9.1.5. For our purposes here we shall assume that C,




Figure 6-65 (a) V consistent opinions in the structure of fig. 6-64 (b) Equivient circuit obtained by replacing the transistor with its hybrid- π model

is define as a perfect not mean and this is established. I zero stand voltage in emitter.

It of er not to distorb the de bias currents and voltages, the signal to be made shown is a volt, to some with an internal cost tack to a connected to the conthrough a large capacities. Capacities of with a secupling capacitor of Green to act as particular section to the second frequencies and a section to the characteristic forms. The again we shall assume this to be the case and leter discuss an or important series pane changes commented by the repolar of the plane treateness of the 4 2 At this juncture we should protect that it sit of its refer the sixthen provide a de patietor the de basic en ele, without ich courtaints ele ele, the basic ele That is it got the source on of you har hope that hope is the will be us half as he had a ing A has the idea about the abother of the structure of the grapher

The voltage signal resolution in the collector of is complete or the least is straight and inditer cupling cipantor c. W. she lassoon the associated as a particular of it is significant acceptance in the material of the south of the state Istude and the state of all the complete is regard to pro- be it is appearable, a comtear be the reput resistance if a stresquent airport in tale if ever solving in the stage of amplification is needed a We will stady middle to adapt their on Citype in

To determine the characteristic parameters of the Clampater of the rests of tares voltage gain in leading resistance selection. Hill with retributing a discount midel. The resulting small signal copy along the act the Champather's strong in 6.65(b).

The equivalent eigen. If ig 6.65 b, can be used to determine the unphine charge of the parameters of the Remote the Stacilly the same only with each of the hopper because ersion of the Completer in Section Cons. We assume who we have directly on the circuit itself in Fig. 6.65(a).

Observe that the only difference between the circuit in Fig. 6.65 by and the series version in Fig. 6.80 h. is the bias resistance R. that appears across the implicit of a thus changes R_m to

$$R_{\rm in} = R_B \parallel r_R \tag{6.112}$$

If Portion we can new ect its effect and we are back to the surpreprient of the fire and the termidas derived in Section 6 s.s. Those formulas with a negligible waters. serted in the Clienter in Table 6.4.

If R is not much except to an r_R , then it must be taken into account in the analysis. This is a simple task, and we uree the readers to just work their way through the circuit rather than reasons in meras ized form as As a check, however, there is a simple approach to adopt the CF form dus of Time 6.4 to the case at head. Apply the Hoseint is constitutional. network composed of P and R_B , thus reducing it to a generator $v_{sg} =$ R = R + R, and a resistance $R = R + R_B$. Now the formulas in the CE entry in Table 6.4 can be changed as follows. Replace the expression for $R_{\rm in}$ by that in Eq. (6.1.2), multiply the expression for r_{ij} by the factor $R \neq (R_B + R_{sig})$; and replace R_{sig} in that expression 401 hs (R 11), 1

6.52 Consider the CE ample ier of Fig. 6.65(a) when biased as in a vereise 6.51. In particular, refer to Fig. 16 St for the bias currents and he values of the elements of the B. I model at the bias point. Eval uste R (without and with R) taker into account A (without and with λ taker into account) and R example of and with a taken into accounts For $R = 5 \text{ k}\Omega$ find to $R = 5 \text{ k}\Omega$ find the overall voltage gain G. I. the sine wave gas to be limited to 5 mV peak, what is the maximum allowed peak amplitude of v_{ij} and the corresponding peak amplitude of v_{ij} ?

Ans. 2.5 k Ω , 2.4 k Ω ; -320 V/V, -296 V/V, 8 k Ω , 7.4 k Ω , -119 V/V; -39 V/V; 15 mV; 0.6 V

6 8.3 The Common Emitter Amplifier with an Emitter Resistance

Aside constrated in Section 6.6.1, a number of beneficial results can be obtained by connectnotices stance R in the emitter of the transistor. Has is shown in Fig. 6 66(a) where R is, it case unbybassed. Figure 6.56 b) shows the small-signal, ecuivalent-circuit model onserve that the only difference between this circuit and the simplified version studied in Section of 6.4 is the inclusion of the bias resistance R₁, which infortunately can limit the increase in Rin due to Rin since

$$R_{in} = R_H \| [(\beta + 1)(r_c + R_c)]$$
 (6.113)

The many soft the creatists in Eg. 6.66 is straightforward and is illustrated in the figure. The formulas given in Table 6.1 car be adapted to apply to the circuit here by replacing the forto that for R is with that if Eq. (6.113) replacing R_{\perp} by $R' = R_{\perp} \mid R_{0}$, and multiplying the expression for G by the factor R = R + R .) Once again we do not recommend this appread of plugame into formulas, rather since each circuit the reader will encounter will be different, it is in ach more useful to work one's way through the circuit using the analysis methods studied as a guide

6.53 Consider the critical degenerated CE circumo. Eg. 6.66 when biased as in Exercise 6.51. In particular refer to Lig. 1 6.51 for the bias currents and for the values of the elements of the BTL model at the bit's point 1 of the impulser be fed from a source having $R = 5 \text{ k}\Omega$ and let $R = 5 \text{ k}\Omega$. Find the value of R that results in R equal to four times the source existance R. For this value of Rfind T = R - T and $G = \mathbb{N}^2$ is to be furified to S mV, what is the max main value \mathbb{N}^2 can have with and without R_i included? Find the corresponding v_{ij}

Ans. 225 Ω: -32 V/V; 8 kΩ; -12.3 V/V; -9.8 V/V, 62.5 mV; 15 mV; 0.6 V





Figure 6.66 (a) A common emitter amplifier with an emitter resistance R (b) Equivale (obtained by replacing the transistor with 1s T mode)

6.8.4 The Common-Base (CB) Amplifier

Leare 6.67(a) shows a CB amplifier based on the circuit of Fig. 6.64. Observe that since not the de and ac voltages at the base are zero, we have connected the base directly to ground hus eliminating resistor R_n altogether Coupling capacitors C and C perform si mar functions to those in the CI circuit

The small signal, equivalent circuit model of the amphifier is snown in Fig. 6.63(b). This cient is identical to that in Fig. 6.53(b), which we analyzed in detail in Section 6.6.5. Thus the aralysis of Section 6.6.5, and indeed the results summarized in the CB entry in Table r 4 apply cirectly here



tbt

Figure 6.67 (a) A common base amplifier using the structure of Fig. 6.64. (b) Equivalent circuit obtained by replacing the transistor with its T model.

specified in a consense specified a control of the new against and affect a the compared setting BIT states and I state to see Seed 1 711 to the state of the and a last areas of the restance of the second of the seco metally thank and explicit a transfer to a fire part of the control of the contro Ans. 25 Ω , +320 V/V, 8 k Ω , +123 V/V; 0.005 V/V; 0.6 V/V; 54 Ω

6.8 5 The Emitter Follower

Anderster to marke a subsect of the state of the state of all it as a second Observe that sales the or eater to be a reliable to the Alberta of the control of the conresistance to the oparation is a particle of the tas and the output capacitively coupled from the emitter to a load resistance R



Figure 6.68 (a) An emitter-fellower on it has a some of the control of the some lent circuit of the emitter follower on the contract of the circuit of the emitter follower on the circuit of the circuit of the emitter follower on the circuit of the emitter follower on the circuit of the emitter follower on the circuit of the circuit of the emitter follower on the circuit of the circui

Replicing the BH with its I model and neglecting + we obtain the equivalent circuit scan in Fig. 6.68(b). This circuit is dentical to that in the stripped-down case analyzed in Sect 20.66.5 except here we have the bias resistance R_0 . Note that it is very important to sect is arge a value for P_0 as permitted by do bias considerations, since a low R_0 could acted the purpose of the entitle follower. To appreciate this point recall that the most injection teature of the circuit follower is that it multiplies R_0 by O(P+1), thus presenting a graph tres stance to the signal source. Here however, R_0 , appears in parallel with this increased resistance, resulting in

$$R_{\rm in} = R_B \| (\beta + 1)(r_o + R_L)$$
 (6.114)

Thus ideally, R_B should be much larger than $(\beta + 1)$ $(r_e + R_L)$.


Again we arecate reader to analyze the circuit being studied (here, Fig. 6.68) sitectly, at the need to refer back to memorized formulas. As a check however, we note that the results of executed in Table 6.4 in the control follower entry apply to the circuit in Fig. 6.8 points the tollowing adaptations. Replace the expression for R with that in Fig. 6.5 note that the expression for R by the factor R_b ($R + R_c$) and replace R in the expression for R by the factor R_b ($R + R_c$) and replace R in the expression for R by the equivalent circuits in Fig. 6.68 by replacing v_{sig} by $(R_B/(R_B+R_{sig}))v_{sig}$ and R_{sig} by $(R_{sig}||R_B)$. If $R = R_B/(R_B+R_{sig})$ and $R_{sig} = R_B/(R_B+R_{sig})$ and $R_{sig} = r_e + (R_{sig}||R_B)/(\beta+1)$.

6.55 The emitter follower in Fig. 6.68(a) is used to connect a source with R = 10 kΩ to a load P = 1 kΩ. The transistor is biased at I = 5 mA autilizes a resistance R = 40 kΩ, and has B = 100. Find R = R = (i.e., and R = It in order to limit nonlinear distortion, the base counter signal voltage is limited to it. in Vip. ik, what is the corresponding implicted at the output? What will the overall voltage gain become if R_i is changed to 2 kΩ? To 500 Ω?

Ans = [0.1.5 kΩ = 3.5 kΩ = 0.735 V.V. 0.8 V.V. 5.4 Ω, 2.V. 0.768 V.V. 0.685 V.V.

686 The Amplifier Frequency Response

I his far we have assumed that the print of BTI amplifiers is constant independent of the frequency of the applit signal. This would in ply that BTI amplifiers have in instellandwidth, and, it course as not true. To illustrate, we show in Fig. 6.69 a sketch of the magnitude of the gain of a common enritter amplifier versus frequency. Observe that there is indeed a safe tradictive range over which the gain remains almost constant. This obviously is the requency transe of operation for the particular amplifier. Thus far, we have been assumed that our amplifiers are operating in this frequency band, called the midband.



three frequency bands relevant to frequency-response determination.

Figure 5.69 pale text that a lower frequencies, the note of an oplit of each to see This is because the coupling and hipposticipated with content have a some horizontal as Rethat we assumed that their impeditives were small on each to act is shiftle reads. At this can be true at midband frequencies as the frequency of the input significance of the reactance 1 loc of each of these capacitors becomes significant line it can be shown? this results in the overall voltage gain of the amplifier decreasing

Ligate 6.69 in licates also that the gain of the importion tails off at he high free conend. This is fue to the internal capite tive effects in the B. I. In Chipter 3 we built in the duced such capacitive effects in our study of the pn junction. In Chapter 9 we shall study the internal capacitive effects of the BTF and will argueout the Experd 7 mode with a contances that mode these effects

We will undertake a detailed study of the frequency response of BTL amplifiers in the ter 9. For the time be no however, it is important for the reader to realize that for every BJT amplifier there is a finite band over which the gain is almost constant. The boundaries of this useful frequency hand or midhard are the two frequencies foats of at which to all dr. ps. b. a certair number of de bels (usually 3 dB) below its value at midband. As indicated in Fig. 6.69, the amplifier bandwidth or 3. IB bandwidth, a debued as the office between the ower (t) and upper or higher (f_H) 3-dB frequencies:

$$BW = f_H - f_L \tag{6.115}$$

and since isually t = t,

$$BW = f_{\mu} \tag{6.116}$$

A figure-of-ment for the amputier is its gain -bandwidth product, defined as

$$O(B) = |A_{M}BW| \tag{6.117}$$

where 1,, is the magnit, de of the amplifier gain in the midband. It will be seen in Chapter 9 that in a riplifier design it is usually possible to tride off gain for bandwidth. One way to accomplish his for instance is by including resistance R in the emitter of the CE amplifier.

6.9 Transistor Breakdown and Temperature Effects


We conclude this chapter with a prict discussion of two important non-deal effects in the BIT voltage breakdows and the dependence of \$3 on I, and temperature

6.9.1 Transistor Breakdown


I coavinui i voltages that can be applied to a BIT are limited by the EBJ and CBT breakjoset. Heets, hat follow the avalanche multiplication mechanism described in Section 3.5.3. Consider his the common bale configuration. The incommendate issues in Fig. 6.70(b). indicate that for it is with the circuiter open circuited) the collector base junction breaks by contravoltage denoted by $BV = \text{For } t_i > 0$ breakdown occurs at voltages smaller than BV and Typically, for discrete BJTs, BV can is greater than 50 V.

New consider the common emitter characteristics of Fig. 6.21, which show breakdown occurrent it a voltage by ... Here, although breakdown is still of the avalar che type, the effects i the characteristics are more complex than in the common base configuration. We will not -volumethese in detail of it is sufficient to point out that typically B^{\dagger} — is about nait B^{\dagger} , . On that your data sheets Bx , its sometimes referred to as the sustaining voltage $D_{x,y}$

Freakcoon of the CBI meither the common base or common emitter configuration is not testrictive is long as the power dissipation in the device is kept within safe in its. This, howcar shorthe case with the breakdown of the emitter base unction. The EBJ breaks down in in a nanche manner at a veltage B1 — much smaller than B_2 . Typically, $B1_{18}$ is in the responsible to 8 V and the breakdown is destructive in the sense that the β of the transistor is practicity reduced. This does not prevent use of the EBT as a zener diode to generate refererce. Hage in IC design. In such applications one is not concerned with the B-degradation all of A circuit an invenient to prevent I B1 breakdown in IC amplifiers will be discussed in Chapte 12. It insistor breakdown and the maximum allowable power dissipation are important parameters in the design of power amplifiers (Chapter 11).




Eguer F. 70. H. B.H. ammon base. ha text stes neudric betters storbleased we region



Four 6 to Bi grow the first to the first





Ans

6.9.2 Dependence of Fon Land Temperature

Throughout this chapter we have assumed that the transistor common or interecomment of or $n = \infty$ assumed to a give it at sistor. In such B depends on the decentrent in M of sistor, which does shown in the 6.12. The physical processes that give tise to this depends are belong that shope of this brook. Note however, that there is a connection good will define the transistor to operate at a concern with a time take.

use 6 Traise hows the dependence of \$\infty\$ on ten perature. The fact that \$\infty\$ next temperature can lead to serious problems in ransist its that operate it also posets cust (see (napter 1.1)).




Figure 6.72 Typics, dependence of β on I_i and on temperature in an integrated-circuit npn silcon transistor intended for operation around 1 mA

Summary

- Depending on the bias conditions on its two junctions. the BJT can operate in one of three possible modes; cutoff (both junctions reverse biased), active (the EBJ forward biased and the CBJ reverse biased), and saturation (both junctions forward biased). Refer to Table 6.1.
- For amplifier applications, the BJT is operated in the active mode. Switching applications make use of the cutoff and saturation modes
- A BJT operating in the active mode provides a collector current $i_C = I_S e^{(V_B t)^{-1} t}$. The base current $i_B = i_C / \beta$. and the emitter current $t_F = l_e + l_B$. Also, $t_e = \alpha t_F$, and thus $\beta = \alpha/(1-\alpha)$ and $\alpha = \beta/(\beta+1)$. See Table 6.2
- To ensure operation in the active mode, the collector voltage of an npn transistor must be kept higher than approximately 0.4 V below the base voltage. For a pup transistor the collector voltage must be lower than approximately 0.4 V above the base voltage. Otherwise, the CBJ becomes forward biased, and the transistor enters the saturation region
- At a constant collector current, the magnitude of the base-emitter voltage decreases by about 2 mV for every I°C rise in temperature
- The BJT will be at the edge of saturation when $|v_{CE}|$ is reduced to about 0.3 V. In saturation, $|v_{CE}| \approx 0.2$ V. and the ratio of t_C to t_B is lower than β (i.e., $\beta_{torced} < \beta$)

- In the active mode, ι_C shows a slight dependence on v_{CE} . This phenomenon, known as the Early effect, is modeled by ascribing a finite (i.e., noninfinite) output resistance to the BJT: $r_o = |V_4|/I_C$, where V_A is the Early voltage and I_C' is the de collector current without the Early effect taken into account. In discrete circuits, r_o plays a minor role and can usually be neglected. This is not the case, however, in integrated-circuit design (Chapter 7).
- The dc analysis of transistor circuits is greatly simplified by assuming that $|V_{BE}| \simeq 0.7 \text{ V}$. Refer to Table 6.3.
- To operate as a linear amplifier, the BJT is biased in the active region and the signal v_b is kept small $(v_b \ll V_T)$.
- For small signals, the BJT functions as a linear voltagecontrolled current source with a transconductance $g_m =$ $I_{\mathcal{C}}/V_{\mathcal{T}}$. The input resistance between base and emitter, looking into the base, is $r_n = \beta/g_m$. The input resistence between base and emitter, looking into the emitter is $r_c = 1/g_m$. Table 6.4 provides a summary of the smallsignal models and the equations for determining their parameters.
- Bias design seeks to establish a dc collector current that is as independent of the value of β as possible.
- The three basic BJT amplifier configurations are shown in Fig. 6.48. A summary of their characteristic parameters is provided in Table 6.5.

- The CE amplifier is used to obtain the bulk of the required voltage gain in a cascade amplifier. It has a large voltage gain and a moderate input resistance but a relatively high output resistance and limited high-frequency response (Chapter 9)
- The input resistance of the common-emitter amplifier can be increased by including an unbypassed resistance in the emitter lead. This emitter-degeneration resistance provides other performance improvements at the expense of reduced voltage gain.
- The CB amplifier has a very low input resistance and is useful in a limited number of special applications. It does, however, have an excellent high-frequency response (Chapter 9) and thus can be combined with the CE amplifier to obtain an excellent amplifier circuit (Chapter 7).
- The emitter follower has a high input resistance and a low output resistance. Thus, it is useful as a buffer amplifier to connect a high-resistance signal source to a low-resistance load. Another important application of the emitter follower is as the last stage (called the output stage) of a cascade amplifier.

- A systematic procedure to analy to an amplifier circuit consists of replacing each BIT with one of its small-signal equivalent circuit models. DC voltage sources are replaced by short circuits and do current sources by open circuit. The analysis can then be performed on the resulting equivalent circuit. If a resistance is connected in series with the emitter lead of the BJT, the I model is the most circuit to use Otherwise, the hybrid- a model is employed.
- The resistance reflection rule is a powerful tool in the analysis of BIT amplifier circuits: All resistances in the emitter circuit including the emitter resistance r_c can be reflected to the base side by multiplying them by $(\beta+1)$ Conversely, we can reflect all resistances in the base circuition the emitter side by dividing them by $(\beta+1)$
- Discrete-circuit BJT amplifiers utilize large coupling and bypass capacitors. Example circuits are given in Section 6.8. As will be seen in Chapter 7, this is not the case in IC amplifiers.

Computer Simulation Problems

Phones dente a by the confirmance intended to demonstrate the actual orders of the confidence to consist and maximal design and to a vest rate important issues who as allow the standard some firm on their determinant instructors to assist a senting up. Popice and Marishman minimal order to the inflicated professional performance to a consistency to a discovered that it is natural parameter as a consistency to the profession that the profession than the profession of the consistency of of the c

Section 6.1: Device Structure and Physical operation

6.1 The terminal softages of some is of notions for an incisured during operation in their respective examples out the following resons.

Case	E	8	C	Mode
	()	1.2	0.	
	D.	, *	u l	
	()	1	, ~	
	40 7)	98	
	-	24	+ +	
	U	1	5	

In this table, where the entries are in volts, 0 indicates the reference terminal to which the black (negative) probe of the voltmeter is connected. For each case, identify the mode of operation of the transistor.

- **6.2** Two transistors, fabricated with the same technology but having different junction areas, when operated at a basematter voltage of 0.75 V, have collector currents of 0.2 mA and 5 mA. Find I_x for each device. What are the relative junction areas?
- **6.3** In a particular technology, a small BJT operating at $t_{BE}=28\,V_T$ conducts a collector current of 100 μ A. What is the corresponding saturation current? For a transistor of the same technology but with an emitter junction that is 32 times larger, what is the saturation current? What current will this transistor conduct at $v_{BE}=28\,V_T$? What is the base-emitter voltage of the latter transistor at $t_c=1\,\text{mA}$? Assume active-mode operation in all cases
- **6.4** Two transistors have EBJ areas as follows $A_i = A_{EI} = 400 \, \mu \text{m} \times 400 \, \mu \text{m}$ and $A_{E2} = 0.4 \, \mu \text{m} \times 0.2 \, \mu \text{m}$ If the two transistors are operated in the active mode and equal collector currents, what do you expect the difference in their v_{BE} values to be?
- 6.5 Find the collector currents that you would expect for operation at $v_{BE} = 700$ mV for transistors for which

- $I_S = 10^{-12}$ A and $I_S = 10^{-18}$ A. For the transistor with the larger EBJ, what is the v_{BF} required to provide a collector current equal to that provided by the smaller transistor at $_{BF} = 700$ mV? Assume active-mode operation in all cases.
- 6.6 In this problem, we contrast two BJT integrated-circuit fabrication technologies: For the "old" technology, a typical npn transistor has $I_S = 5 \times 10^{-15}$ A, and for the "new" technology a typical npn transistor has $I_S = 5 \times 10^{-18}$ A. These typical devices have vasily different junction areas and base width. For our purpose here we wish to determine the v_{BE} required to establish a collector current of 1 mA in each of the two typical devices. Assume active-mode operation.
- 6.7 Consider an *npn* transistor whose base-emitter drop is 0.76 V at a collector current of 10 mA. What current will it conduct at $v_{sf} = 0.70 \text{ V}$? What is its base-emitter voltage for
- 6.8 In a particular BJT, the base current is 10 μ A, and the collector current is 600 μ A. Find β and α for this device.
- 6.9 Find the values of β that correspond to α values of 0.5, 0.8, 0.9, 0.95, 0.99, 0.995, and 0.999.
- **6.10** Find the values of α that correspond to β values of 1, 2, 10, 20, 100, 200, 1000, and 2000
- ***6.11** Show that for a transistor with α close to unity, if α changes by a small per-unit amount $(\Delta \alpha/\alpha)$, the corresponding per-unit change in β is given approximately by

$$\frac{\Delta\beta}{\beta} = \beta \left(\frac{\Delta\alpha}{\alpha}\right)$$

- 6.12 An npn transistor of a type whose β is specified to range from 60 to 300 is connected in a circuit with emitter grounded, collector at +9 V, and a current of 20 μ A injected into the base. Calculate the range of collector and emitter currents that can result. What is the maximum power dissipated in the transistor? (Note: Perhaps you can see why this is a had way to establish the operating current in the collector of a BJT.)
- **6.13** A BJT is specified to have $I_S = 5 \times 10^{-15}$ A and β that falls in the range of 50 to 200. If the transistor is operated in the active mode with v_{BE} set to 0.650 V, find the expected range of I_C , I_B , and I_T
- **614** Measurements made on a number of transistors operating in the active mode with $i_E=1\,$ mA indicate base currents of 50 μ A, 10 μ A, and 25 μ A. For each device, find i_C , β , and α
- 6.15 Measurement of V_{ae} and two terminal currents taken on a number of *npn* transistors operating in the active mode are tabu ated below. For each, calculate the missing current value as well as α , β , and I_s as indicated by the table.

Transistor	d	b	C	d	e
I nA	690	690	580	780	820
t nA	1.00	J 000		10.10	
Late	50		7	120	1050
Linx		1.070	0.137		75 DO
12					
d.					
1					

- **6.16** A particular BIT when operated in the active mode conducts a collector current of 10 mA and has $v_{st} = 0.70 \text{ V}$ and $t_{st} = 100 \text{ µA}$. Use these data to create specific transistor models of the form shown in Figs. 6.5(a) to (d)
- **6.17** Using the *npn* transistor model of Fig. 6.5(b), consider the case of a transistor for which the base is connected to ground, the collector is connected to a 10-V dc source through a 2-kΩ resistor, and a 3-mA current source is connected to the emitter with the polarity so that current is drawn out of the emitter terminal. If $\beta = 100$ and $I_s = 10^{-13}$ A, find the voltages at the emitter and the collector and calculate the base current
- **D 6.18** Consider an *npn* transistor operated in the active mode and represented by the model of Fig. 6.5(d). Let the transistor be connected as indicated by the equivalent circuit shown in Fig. 6.6(b). It is required to calculate the values of R_B and R_C that will establish a collector current I_C of 1 mA and a collector-to-emitter voltage V_{CE} of 1 V. The BJT is specified to have $\beta = 125$ and $I_S = 5 \times 10^{-15}$ A.
- **6.19** An *npn* transistor has a CBJ with an area 150 times that of the FBJ If $I_S = 5 \times 10^{-15}$ A, find the voitage drop across EBJ and across CBJ when each is forward biased and conducting a current of 1 mA. Also find the forward current each junction would conduct when forward biased with 0.5 V.
- 6.20 We wish to investigate the operation of the *npn* transistor in saturation using the model of Fig. 6.9. Let $I_S = 10^{-15}$ A, $v_{BE} = 0.7$ V, $\beta = 100$ and $I_{cc}/I_c = 100$. For each of three values of v_{CE} (namely, 0.4 V, 0.3 V, and 0.1 V), find v_{BC} , i_{BC} , i_{BC} , i_{CC} , and i_{CC}/I_B . Also find v_{CE} that results in $i_C = 0$
- ***6.21** Use Eqs. (6.14), (6.15), and (6.16) to show that an *npn* transistor operated in saturation exhibits a collector-to-emitter voltage, $V_{CE(a)}$ given by

$$V_{c, Stat} = V_T \ln \left[\left(\frac{I_{SC}}{I_S} \right) \frac{1 + \beta_{toroid}}{1 - \beta_{toroid} / \beta} \right]$$

Use this relationship to evaluate V_{CEsat} for $\beta_{iorced} = 50$, 10, 5, and 1 for a transistor with $\beta = 100$ and with a CBJ area 100 times that of the FBJ

6.22 Consider the pnp large-signal model of Fig. 6.11(b) applied to a transistor having $I_s = 10^{-11}$ A and $\beta = 40$. If the emitter is connected to ground, the base is connected to a current source that pulls 20 μ A out of the base terminal, and the collector is connected to a negative supply of -10 V via a 10-k Ω resistor, find the collector voltage, the emitter current, and the base voltage

6.23 A pnp transistor has $v_{FR} = 0.8 \text{ V}$ at a collector current of 1 A. What do you expect v_{EB} to become at $t_C = 10 \text{ mA}^{\circ}$ At $t_C = 5 \text{ A}$?

6.24 A pup transistor modeled with the circuit in Fig. 6.11 (b) is connected with its base at ground, collector at -1.0 V, and a 10-mA current is injected into its emitter. If the transistor is said to have $\beta = 10$, what are its base and collector currents? In which direction do they flow? If $I_s = 10^{-13} \text{ A}$, what voltage results at the emitter? What does the collector current become if a transistor with $\beta = 1000$ is substituted? (Note: The fact that the collector current changes by less than 10% for a large change of β illustrates that this is a good way to establish a specific collector current.)

6 25 A pnp power transistor operates with an emitter-to-collector voltage of 5 V, an emitter current of 10 A, and $V_{AB} = 0.85$ V. For $\beta = 15$, what base current is required? What is I for this transistor? Compare the emitter-base junction a case of this transistor with that of a small-signal transistor that conducts $r_{AB} = 0.85$ V. H. w. much larger is $r_{AB} = 0.85$ V. H. w. much larger is $r_{AB} = 0.85$ V.

6.26 While Fig. 6.5 provides four possible large-signal equivalent circuits for the *npn* transistor, only two equivalent circuits for the *pnp* transistor are provided in Fig. 6.11., ply the missing two.

6.27 By analogy to the *npn* case shown in Fig. 6.9, give the equivalent circuit of a *pnp* transistor in saturation


Section 6.2: Current-Voltage Characteristics

6.28 For the circuits in Fig. P6.28, assume that the transitors have very large β . Some measurements have been made on these circuits, with the results indicated in the figure Find the values of the other labeled voltages and currents

6.29 Measurements on the circuits of Fig. P6.29 produce labeled voltages as indicated. Find the value of β for each transistor.

6.30 A very simple circuit for measuring β of an npn transistor is shown in Fig. P6.30. In a particular design, V_{CC} is provided by a 9-V battery; M is a current meter with a 50- μ A full scale and relatively low resistance that you can neglect for our purposes here. Assuming that the transistor has $V_{BE}=0.7$ V at $I_E=1$ mA, what value of R would establish a resistor current of 1 mA? Now, to what value of β does a meter reading of full scale correspond? What is β if the meter reading is 1/5 of full scale? 1/10 of tull scale?

6.31 Repeat Exercise 6.13 for the situation in which the power supplies are reduced to ± 1.5 V.






Figure P6 28




Figure P6.29



Figure P6.30

- **D 6.32** Design the circuit in Fig. P6.32 to establish a current of 1 mA in the emitter and a voltage of -1 V at the collector. The transistor $v_{EB} = 0.64$ V at $I_E = 0.1$ mA, and $\beta = 100$. To what value can R_C be increased while the collector current remains unchanged?
- **D 6.33** Examination of the table of standard values for resistors with 5% tolerance in Appendix G reveals that the closest values to those found in the design of Example 6.20 are 5.1 k Ω and 6.8 k Ω . For these values use approximate calculations (e.g., $V_{sk} \simeq 0.7$ V and $\alpha \simeq 1$) to determine the values of collector current and collector voltage that are likely to result
- **D 6.34** Design the circuit in Fig. P6.34 to establish $I_C = 0.1$ mA and $V_C = 0.5$ V. The transistor exhibits v_{BE} of 0.8 V at $I_C = 1$ mA, and $\beta = 100$.




Figure P6.34

emitter base indicollectors a factor of artists excising but assure 1 and a separate of artists are a separate of a second secon




Figure P6 35

6.36 The camer is a reasoned to be 10 h A at 25 C at 2

6 Sea in desired to the season of the Assume that a territory of the season of the territory of the season of the

6 38 A 5 1 15 2 20 20 32 ved at 1 mA has a base semiller and the control of the c

(b) If the transistor is operated at a fixed emitter-base voltage

6.40 Consider a transistor for which the base-emitter drop is 0.7 V at 10 mA. What current flows for $v_{ac} = 0.5 \text{ V}^{2}$ Evaluate the ratio of the slopes of the $v_{c} = v_{ac}$ curve at $v_{ac} = 700$ mV and at $v_{ac} = 500$ mV. The large ratio confirms the point that the BJT has an "apparent threshold" at $v_{BE} = 0.5 \text{ V}$.

6.41 In Problem 6.40, the stated voltages are measured at 25°C What values correspond at -25°C? At 125°C?

6.42 Use Eq. 6.18) to plot t_c versus $v_{t,\ell}$ for an upn transstor having $I_s = 10^{-15}$ A and $V_d = 100$ V. Provide curves for $v_{tot} = 0.65, 0.70, 0.72, 0.73$, and 0.74 volts. Show the characteristics for $v_{t,\ell}$ up to 15 V.

*6.43 In the circuit shown in Fig. P6.43, current source I is I.1 mA, and at 25° C $v_{BE} = 680$ mV at $i_C = 1$ mA. At 25° C with $\beta = 100$, what currents flow in R_1 and R_2 ? What voltage would you expect at node E? Noting that the temperature coefficient of v_{BE} for I_C constant is -2 mV/°C, what is the TC of v_E ? For an ambient temperature of "5°C, what voltage would you expect at node E? Clearly state any simplifying assumptions you make.




Figure P6.43

6.44 For a particular *npn* transistor operating at a v_M of 670 mV and $I_C = 2$ mA, the $I_C = a_{CF}$ characteristic has a slope of 2×10^{-6} \odot . To what value of output resistance does this correspond? What is the value of the Early voltage for this transistor? For operation at 20 mA, what would the output constant cohecome?

6.45 For a BJT having an Early voltage of 150 V, what is to output resistance at 1 mA? At 100 μA?

6.46 Measurements of the t_C - v_{CE} characteristic of a small-signal transistor operating at $v_{BE}=720$ mV show that $t_C=18$ mA at $v_{CE}=2$ V and that $t_C=2.4$ mA at $v_{CE}=14$ V. What is the corresponding value of i_C near saturation? At what value of v_{CE} is $i_C=2.0$ mA? What is the value of the Early voltage for this transistor? What is the output resistance that corresponds to operation at $v_{BE}=720$ mV?

6.47 Give the pnp equivalent circuit models that correspond to those shown in Fig. 6.18 for the npn case.

6.48 A BJT operating at $i_{\beta} = 8 \,\mu\text{A}$ and $i_{\zeta} = 1.2 \,\text{mA}$ undergoes a reduction in base current of 0.8 μA . It is found that when v_{CE} is held constant, the corresponding reduction in collector current is 0.1 mA. What are the values of β and the increased from 8 μ A to 10 μ A and v_{CE} is increased from 8 V to .0 V, what collector current results? Assume $V_{\alpha} = 100 \,\text{V}$.

6.49 For the circuit in Fig. P6.49 let $V_{CC} = 5$ V, $R_c = 1$ k Ω , and $R_B = 20$ k Ω . The BJT has $\beta = 50$. Find the value of V_{BB} that results in the transistor operating

- (a) in the active mode with $V_C = 1 \text{ V}$,
- (b) at the edge of saturation;
- (c) deep in saturation with $\beta_{\text{forced}} = 10$.



Figure P6.49

Find D *6.50 Consider the circuit of Fig. P6.49 for the case $V_{BB} = V_{CC}$. If the BIT is saturated, use the equivalent circuit of Fig. 6.20 to derive an expression for β_{torsed} in terms of V_{CC} and (R_B/R_C) . Also derive an expression for the total power dissipated in the circuit. For $V_{CC} = 5$ V. design the circuit to obtain operation at a forced β as close to 10 as possible while limiting the power dissipation to no larger than 20 mW. Use 1% resistors (see Appendix G).

6.51 The P_{t_1} Lauris of an ite cases in Lie Po S1 has $\beta = 50$. Show that the BIT is operating in the saturation mode and find β_{lorecd} and V_C . To what value should R_B be

increased in order for the transistor to operate at the edge of saturation?




Figure P6.51

Section 6.3: BJT Circuits at DC

6.52 The transistor in the circuit of Fig. P6.52 has a very high β . Find V_x and V_C for V_B (a) +1.5 V, (b) +1 V, and (c) 0 V.





Figure P6.52


6.53 The transistor in the circuit of Fig. P6.52 has a very high β . Find the highest value of V_s for which the transistor still operates in the active mode. Also, find the value of V_s for which the transistor operates in saturation with a forced β of 1.

6.54 Consider the operation of the circuit shown in Fig. P6.54 for V_q at -1 V, 0 V, and +1 V. Assume that β is very high. What values of V_g and V_C result? At what value of V_B does the emitter current reduce to one-tenth of its value for $V_g = 0$ V? For what value of V_B is the transistor just at the edge of conduction? What values of V_E and V_C correspond?

For what value of V_b does the transistor reach the edge of saturation? What values of V_c and V_k correspond? Find the value of V_b for which the transistor operates in saturation with a forced β of 2



6.55 For the transistor shown in Fig. P6.55, assume $\alpha = 1$ and t = 0.5 V at the edge of conduction. What are the values of t and t for $t'_B = 0$ V? For what value of V_B does the transisting out of t' saturate. In each case what values at t and t result.



Consider the circuit in Fig. 16.52 w. In the base of age 1. obtained using a vortage fixider across the 3.8 supply. Assuming the trensistor B to be very large inegration, githe base current indexign the vortage divider to obtain I = I.5.8. Design for a 0.1 meV current in the voltage divider. Note in the BIT B = I.00, that we the circuit to determine the collector, unrest and the collector voltage.

6.57 A single measurement indicates the emitter voltage of the transistor in the circuit of Fig. P5.57 to be 12 Under the assurable on that $\frac{1}{2} \frac{1}{2}





Figure P6.57

D 6.58 Design a circuit using a pup transistor for which $a \approx 1$ using two resistors connected appropriately to $\pm 5 \text{ V}$ to that $I_s = 2$ mA and $V_{BC} = 2.5 \text{ V}$. What exact values of R_t and R_t would be needed? Now, consult a table of standard 5% resists values (e.g., that provided in Appendix G) to select suitable practical values. What values of resistors have you chosen? What are the values of I_t and V_{BC} that result?

6 59 In the circuit shown in Fig. P6.59, the transistor has $\beta = 50$. Find the values of V_B , V_E , and V_C . If R_B is raised 0 100 k Ω , what voltages result? With $R_B = 100$ k Ω , what value of β would return the voltages to the values first calculated?



Farmer a

6.60 In the circuit shown in Fig. P6.59, the transistor has $\beta = 50$. Find the vidues of V_m , V_c , and V_c , and verify that the transistor is operating in the active mode. What is the largest value that R_c can have while the transistor remains in the active mode?

FIRS 6.61 For the circuit in Fig. P6.61, find V_B , V_E , and $V_B = 100 \text{ k}\Omega$ 100 k Ω and 1 k Ω 1 ct β = 100




Figure P6.61

6.62 For the circuits in Fig. P6.62, find values for the labeled node voltages and branch currents. Assume β to be very high.

*6.63 Repeat the analysis of the circuits in Problem 6.62 using β = 100. Find all the labeled node voltages and branch currents.

D6.64** It is required to design the circuit in Fig. P6.64 so that a current of 1 mA is established in the emitter and a stage of S V appears at the collector. It is transistor type used has a nominal β of 100. However, the β value can be as low as 50 and as high as 150. Your design should ensure that the specified emitter current is obtained when $\beta = 100$ and that at the extreme values of β the emitter current does not change by more than 10% of its nominal value. Also, design for as large a value for R_B as possible. Give the values of R_B , R_B , and R_C to the nearest kilohm. What is the expected range of collector current and collector voltage corresponding to the full range of β values?

D 6.65 The pnp transistor in the circuit of Fig. P6.65 has $\beta = 50$. Find the value for R_c to obtain $V_c = +3$ V. What happens if the transistor is replaced with another having $\beta = 100^{\circ}$




Figure P6.62

(e)





Figure P6.64



F GLIC DA FE

116.66 Constants, resit shown in Fig. 16.66 It resent bles that it Fig. 6.20 but includes other features. First note diodes to n(D) are included to make describing the analymore case and opposite temperature compensation for the conflict base voltages 1.0° and 0° . Second includes safer h whose particles of the sace negative feedback amore on this later in the book. Using a land 0.70° independent of numerical h at h and h indicates an h open circuited and then with h connected. Repeat for h from that v with h open circuited then connected.

*6.67 or the resultshow and by Peno", bind the tabeled note soft goes for

D 6.68 $1 \times n2B \rightarrow d$ start holder movement a P6.68 so that the bias intensing Q = m4Q are mA + mA, and 2 + A respective x = m41 + nA.




Figure P6.66




Figure P6.67

For each resistor, select the nearest standard value utilizing the table of standard values for 5% resistors in Appendix G. Now, for $\beta = 100$, find the values of V_1 , V_2 , V_3 , V_6 , and V_7 .

***6.69** For the circuit in Fig. P6 69, find V_B and V_t for $v_t = 0$ V +2 V, -2 5 V, and -5 V. The BJTs have $\beta = 100$.

**6.70 Find approximate values for the collector voltages in the circuits of Fig. P6.70. Also, calculate forcat h tor each of the transistors. (Hint Initially, assume transistors are operating in saturation, and verify assumption,




Figure P6.68




Figure P6 69





Figure P6.70



Section 6.4: Applying the BJT in Amplifier Design

6.71 A BJT amplifier circuit such as that in Fig. 6.33(a) is operated with $V_{\rm CL} = +5$ V and is biased at $V_{\rm CL} = +1$ V. Find the voltage gain, the maximum allowed output negative swing without the transistor entering saturation, and the corresponding maximum input signal permitted.

6.72 For the amplifier circuit in Fig. 6.33(a) with $V_{cc} = +5 \text{ V}$ to $1.4 \text{ k}_{1} + 1.6 \text{ k}_{2} + 1.6 \text{ m}$ and the voltage can at the oflowing is collector bias currents: 0.5 mA, 1 mA, 2.5 mA, 4 mA, and

4.5 mA. For each, give the maximum possible positive- and negative-output signal swing as determined by the need to keep the transistor in the active region. Present your results in a table.

D 6.73 Consider the CE amplifier circuit of Fig. 6.33(a) when operated with a de supply $V_{\rm cc} = +5$ V. It is required to find the point at which the transistor should be biased; that is, find the value of $V_{\rm cc}$ so that the output sine-wave signal $v_{\rm cc}$ resulting from an input sine-wave signal $v_{\rm cc}$ of 5-mV peak amplitude has the maximum possible magnitude. What is the

peak amplitude of the output sine wave and the value of the gain obtained? Assume linear operation around the bias point 'Hint' To obtain the maximum possible output amplitude for a given input, you need to bias the transistor as close to the edge of saturation as possible without entering saturation at any time, that is, without $v_{\rm c2}$ decreasing below 0.3 V.)

6.74 A designer considers a number of low-voltage BJT amplifier designs utilizing power supplies with voltage V_{CC} of 1.0, 1.5, 2.0, or 3.0 V. For transistors that saturate at $V_{CF} = 0.3$ V, what is the largest possible voltage gain achievable with each of these supply voltages? It in each case biasing is adjusted so that $V_{CF} = V_{CC}/2$, what gains are achieved? If a negative-going output signal swing of 0.4V is required, at what V_{CE} should the transistor be biased to obtain maximum gain? What is the gain achieved with each of the supply voltages? Notice that all of these gains are independent of the value of I_C chosen!)

D *6.75 A BJT amp ifter such as that in Fig. 6.33(a) is to be designed to support relatively undistorted sine-wave output signals of peak amplitudes P volt without the BJT entering suturation or cutoff and to have a voltage gain of A_x V/V Show that the minimum supply voltage V_{CC} needed is given by

$$V_{CC} = \left| V_{CEsat} + P + \left| A_o \right| V_T \right|$$

Also time 1 specified to the nearest 0.5 V, for the foltowing situation

6.76 The first arm the arm to be proved as a collector, ment of 12.9 \text{What sate of the arms to be a to collector, as a mental section of the arms to be a more possible to the arms to be a first
6.77 Skeet and are the interesting territorial at the $p\eta \to m m m$ call range the solution P_{n} .

• 6 78 In Jenson, the exession for in I sale, age gar, I am quit succeed the first transfer



Figure P6.76




Figure P6.77

Derive this expression including the Early effect, by substituting

in Eq. (6.24) and including the factor $(1 + v_{CE}/T_A)$ in Eq. (6.28). Show that the gain expression changes to

$$1 = \frac{-I_{c}R_{c}/V_{T}}{\left[1 + \frac{I_{c}R_{c}}{V_{4} + V_{c,t}}\right]} = -\frac{(V_{cc})}{\left[1 + \frac{V_{c,c} - V_{c,t}}{V_{4} + V_{c,t}}\right]}$$

For the case $V_{ij} = 5 \text{ V}$ and $I_{ij} = 2.5 \text{ V}$, what is the guin without and with the Early effect taken into account 3 3

6.79 When the amplifier circuit of Fig. 6.33(a) is histed with a certain V_{nx} , the dc voltage at the collector is found to be +2 V. For $V_{cx} = +5$ V and $R_c = 1$ kΩ, find I_c and the small-signal voltage gain. For a change $\Delta v_{nt} = +5$ mV, all culate the resulting Δv_{ct} . Calculate it two ways: by finding

 $\Delta r_{\rm ct}$ using the transistor exponential characteristic, and approximately using the small-signal voltage gain. Repeat for $\Delta r_{\rm ct} = -5$ mV. Summarize your results in a table.

***6.80** Consider the amplifier circuit of Fig. 6.33(a) when operated with a supply voltage $V_{\rm cr} = +3V$.

(a) What is the theoretical maximum voltage gain that this implifer can provide?

(b) What value of V_E must this amplifier be biased at to provide a voltage gain of -80 V/V?

(e) If the de collector current I_c at the bias point in (b) is to be 0.5 mA, what value of R_c should be used?

(d) What is the value of $V_{\pi r}$ required to provide the bias point mentioned above? Assume that the BJT has $I_{\rm v}=10^{15}$ A.

(e) If a sine-wave signal v_i , having a 5 mV peak amplitude is superimposed on V_{BE} , find the corresponding output voltage signal v_i , that will be superimposed on V_{CE} assuming finear operation around the bias point.

(f) Characterize the signal current t that will be superimposed on the dc bias current I.

(g) What is the value of the dc base current I_H at the bias point? Assume $\beta = 100$. Characterize the signal current I_h that will be superimposed on the base current I_h .

(h) Dividing the amplitude of v_{se} by the amplitude of i_s , evaluate the incremental (or small-signal) input resistance of the amplifier

(i) Sketch and clearly label correlated graphs for v_{BB} , v_{CB} , t_{CB} and t_{B} . Note that each graph consists of a dc or average value and a superimposed sine wave. Be careful of the phase relationships of the sine waves

6.81 The essence of transistor operation is that a change in a_{ij} Δt_{ij} produces a change in t_{ij} , Δt_{ij} . By keeping Δv_{ij} small, Δt_i is approximately linearly related to Δv_{ij} , $\Delta t_i = g_{ij}\Delta t_{ij}$, where g_{ij} is known as the transistor transconductance By passing Δt_i through R_{ij} , an output voltage signal Δv_{ij} is obtained. Use the expression for the small-signal voltage gain in Eq. (6.30) to derive an expression for g_{ij} . Find the value of g_{ij} for a transistor biased at $t_i = 1$ mA.

6.82 The purpose of this problem is to illustrate the application of graphical analysis to the circuit shown in Fig. P6.82 Sketch $i_C = v_{CE}$ characteristic curves for the BJT for $t_B = 1~\mu\text{A}$, $10~\mu\text{A}$, $20~\mu\text{A}$, and $40~\mu\text{A}$ Assume the lines to be horizontal (i.e., neglect the Early effect), and let $\beta = 100~\text{For}~V_{CE} = 5~\text{V}$ and $R_E = 1~\text{k}\Omega$, sketch the load ane. What peak-to-peak collector voltage swing will result for t_B varying over the range $10~\mu\text{A}$ to $40~\mu\text{A}$? If the $10~\text{k}\Omega = 1~\text{k}\Omega$, and he required value of $1~\text{k}\Omega$.

***6.83** Sketch the $t_c \rightarrow t_c$, characteristics of an *npn* transistor having $\beta = 100$ and $t_c = 100$ V. Sketch characteristic curves




Figure P6.82

for $i_B = 20 \,\mu\text{A}$, $50 \,\mu\text{A}$, $80 \,\mu\text{A}$, and $100 \,\mu\text{A}$. For the purpose of this sketch, assume that $i_C = \beta i_B$ at $v_{CE} = 0$. Also, sketch the load line obtained for $V_{CC} = 10 \,\text{V}$ and $R_c = 1 \,\text{k}\Omega$. If the dc bias current into the base is $50 \,\mu\text{A}$, write the equation for the corresponding $i_C = v_{CE}$ curve. Also, write the equation for the load line, and solve the two equations to obtain V_{CE} and I_C . If the input signal causes a sinusoidal signal of $30 \cdot \mu\text{A}$ peak amplitude to be superimposed on I_B , find the corresponding signal components of I_C and v_{CE}

*6.84 Consider the operation of the circuit shown in Fig. P6.84 as v_θ rises slowly from zero, For this transistor, assume $\beta = 50$, $v_{\theta t}$ at which the transistor conducts is 0.5 V, $v_{\theta t}$ when fully conducting is 0.7 V, saturation begins at $v_{\theta t} = 0.4$ V, and the transistor is deeply in saturation at $v_{\theta t} = 0.6$ V. Sketch and label v_{θ} and v_{θ} versus v_{θ} . For what range of v_{θ} is v_{θ} essentially zero? What are the values of v_{θ} , v_{θ} , v_{θ} and v_{θ} for $v_{\theta} = 1$ V and 3 V? For what value of v_{θ} does saturation begin? What is v_{θ} at this point? For $v_{\theta} = 4$ V and 6 V, what are the values of v_{θ} , v_{θ} , v_{θ} , v_{θ} , v_{θ} , and v_{θ} . Augment your sketch by adding a plot of v_{θ} .




Figure P6.84

Section 6.5: Small-Signal Operation and Models

6.85 Consider a transistor biased to operate in the active mode at a dc collector current I_C Calculate the collector signal current as a fraction of I_c (i.e., I_c/I_C) for input signals v_{sc} of +1 mV, -1 mV, +2 mV, -2 mV, +5 mV, -5 mV, +8 mV, -8 mV, +10 mV, -10 mV, +12 mV, and -12 mV. In each case do the calculation two ways.

- (a) using the exponential characteristic, and
- (b) using the small-signal approximation.

Present your results in the form of a table that includes a column for the error introduced by the small signal approximation. Comment on the range of validity of the small-signal approximation.

6.86 An npn BJT with grounded emitter is operated with $V_{RE} = 0.700$ V, at which the collector current is 0.5 mA. A $10\text{-k}\Omega$ resistor connects the collector to a +10-V supply. What is the resulting collector voltage V_c ? Now, if a signal applied to the base raises v_{BE} to 705 mV, find the resulting total collector current i_C and total collector voltage v_C using the exponential v_B , relationship. For this situation, what are v_B and v_C Calculate the voltage gain v_C/v_{BC} . Compare with the value obtained using the small-signal approximation, that is, $-g_m R$.

6.87 A transistor with $\beta = 120$ is biased to operate at a dc collector current of 0.6 mA. Find the values of g_m , r_a , and r_c . Repeat for a bias current of 60 μ A.

6.88 A pmp BJT is biased to operate at $I_c = 1.0$ mA. What is the associated value of g_m ? If $\beta = 100$, what is the value of the small signal resistance seen looking into the emitter (r_s) ? Into the base (r_s) ? If the collector is connected to a 5-k Ω and, with a signal of 5 mV peak applied between base and emitter, what output signal voltage results?

D 5-89. A designer wishes to create a BJT amplifier with a z_n of 25 mA/V and a base input resistance of 3000 Ω or more. What emitter bias current should be choose? What is the main main β , be can tolerate for the transition used?

6.90 A transistor operating with nominal g_m of 50 mA/V has a β that ranges from 50 to 150. Also, the bias circuit, being less than ideal, allows a $\pm 20\%$ variation in I_C . What are the extreme values found of the resistance looking into the base?

6.91 In the circuit of Fig. 6.36, V_{BF} is adjusted so that $V_{C} = 1$ V. If $V_{CC} = 3$ V, $R_{C} = 2$ k Ω , and a signal $\psi_{C} = 0.005$ sin at volts is applied, find expressions for the total instantaneous quantities $v_{C}(t)$, $v_{C}(t)$, and $v_{B}(t)$. The transistor has $\theta = 80$ What is the voltage gain?

D *6.92 We wish to design the amplifier circuit of Fig. 6.36 under the constraint that V_{cr} is fixed. Let the input signal $t_{k} = \hat{V}_{bc}$ sin ωt , where \hat{V}_{bc} is the maximum value for acceptable linearity. For the design that results in the largest signal at the collector, without the BJT leaving the active region show that

$$R_{c}I_{c} = (V_{CC} - 0.3 - \hat{V}_{be})/(1 + \frac{V_{be}}{V_{c}})$$

and find an expression for the voltage gain obtained For $I_{\rm rr}$ = 3 V and \dot{V}_{be} = 5 mV, find the dc voltage at the collector the amplitude of the output voltage signal, and the voltage gain.

6.93 The table below summarizes some of the basic attributes of a number of BJTs of different types operating as amplifiers under various conditions. Provide the missing entries. (*Note* Isn't it remarkable how much two parameters can reveal.)

6.94 A BJT is biased to operate in the active mode at a discollector current of 0.5 mA. It has a β of 100 Give the four small-signal models (Figs. 6.40 and 6.41) of the BJT complete with the values of their parameters

6.95 The transistor amplifier in Fig. P6.95 is biased with a current source I and has a very high β F nd the devoltage at the collector, V_{cr} . Also, find the value of g_{sc} Replace the transistor with the simplified hybrid- π model of Fig. 6.40(s).

Transistor	a	b	(d	е	f	9
α	1 (00) 90	
β		J. B+					
$I_i = \inf_{i \in I} A_i$	1.00		1 (4)				
I_{j} mA)		1.00				_	
I_{ϵ} (mA)			0.00				(-)
g_ (n A/V)							+1
r (\$2)				24	()(
1,(52)					BUTKO		

those that the do current source I should be replaced with an open circuit). Hence find the voltage gain v_e/v_i .




Figure P6.95

6.96 For the conceptual circuit shown in Fig. 6.39 $R=3k\Omega$, $g_n=50$ mA/V, and $\beta=100$. If a peak-to-peak output voltage of 1 V is measured at the collector, what are the peak-to-peak values of v_b , and v_b ?

6.97 Figure P6.97 shows the circuit of an amplifier fed with a signal source $v_{\rm ag}$ with a source resistance $R_{\rm ag}$. The bias circuitry is not shown. Replace the BJT with its hybrid- π equivalent circuit of Fig. 6.40(a). Find the input resistance $R_{\rm in} = v_{\pi}/t_b$, the voltage transmission from source to amplifier input, $v_{\pi}/v_{s,p}$, and the voltage gain from base to collector, v_{ϕ}/v_{π} . Use these to show that the overall voltage gain $v_{\phi}/v_{\rm sig}$ is given by

$$\frac{v_o}{v_{sig}} = -\frac{\beta R_c}{r_R + R_{sig}}$$

$$R_{sig}$$

$$R \geqslant 0$$

Figure P6.97

6.98 Figure P6 98 shows a transistor with the collector connected to the base. The bias arrangement is not shown. Since a zero v_{BC} implies operation in the active mode, the BJT can




Figure P6.98

be replaced by one of the small-signal models of Figs. 6.40 and 6.41. Use the model of Fig. 6.41(b) and show that the resulting two-terminal device, known as a diode connected transistor, has a small-signal resistance r equal to r_e .

6.99 Figure P6.99 shows a particular configuration of BIT amplifiers, known as "emitter follower." The bias arrangement is not shown. Replace the BJT with its T equivalent-circuit model of Fig. 6.41(b). Show that




Figure P6.99

6 100 For the circuit shown in Fig. P6 100, draw a complete small-signal equivalent circuit utilizing an appropriate T model for the BJT (use $\alpha = 0.99$). Your circuit should show the values of all components, including the model parameters. What is the input resistance R_m ? Calculate the overall voltage gain (v_o/v_{out}) .

6.301 In the circuit shown in Fig. P6.101, the transistor has a β of 200. What is the dc voltage at the collector? Find the input resistances R_{ib} and R_{ia} and the overall voltage gain



Figure P6 100




Figure P6 101

6.102 Consider the anguiented to bird π model shows in Fig. 6.47 as Disregariting how beas to as to be done where so the iar, ist possible college gain available for a signal some connected directly to the base and a very high resistance load? Calculate the same of the maximum possible 2 in for $V_{\rm c} = 28 \, V_{\rm c}$ and $V_{\rm c} = 250 \, V_{\rm c}$.

6.10.3 Reconsider the amplifier shows in Fig. 6.-2 and analoged in Example 6.14 under the condition that β is not well controlled For what value of β coordinate begin to since rate. We can conclude that large β is diagerous in this creation with our sincer the effect of reduced β , say to β = 5. What

values of r_a , g_a , and r_a result? What is the overall voltage gain (Note: You can see that this circuit, using base-current control of bias, is very β sensitive and usually not recommended)

6.104 Reconsider the circuit shown in Fig. 6.44(a) ander the condition that the signal source has an internal resistance of 100Ω . What does the overall voltage gain become What is the largest input signal voltage that can be used without output-signal clipping?

D 6.105 Redesign the circuit of Fig. 6.44 by raising the resistor values by a factor n to increase the resistance seen by the input v_1 to 75 Ω . What value of voltage gain results Grounded-base circuits of this kind are used in systems such as cable TV, in which, for highest-quality signaling, load resistances need to be "matched" to the equivalent resistances of the interconnecting cables.

D.6.106** Design an amplifier using the configuration of Fig. 6.44(a) The power supplies available are 15 V. The input signal source has a resistance of 50 Ω , and it is required that the amplifier input resistance match this value (Note that $R_{in} = r_e$, if $R_i = r_e$.) The amplifier is to have he greatest possible voltage gain and the largest possible output signal but retain small-signal linear operation (i.e., the signal component across the base-emitter junction should be imited to no more than 10 mV). Find appropriate values for R and R_C . What is the value of voltage gain realized.

*6.107 The transistor in the circuit shown in Fig P6.107 is biased to operate in the active mode. Assuming that β is very large, find the collector bias current $I_{\rm C}$ Replace the transistor with the small-signal equivalent circuit model of Fig 6.41(b) (remember to replace the dc power supply with a short circuit). Analyze the resulting amplifier equivalent circuit to show that

$$\frac{v_{\alpha 1}}{v} = \frac{R_E}{R_E + r_c}$$




Figure P6 107

$$\frac{r\cdot R}{R_1+r_2}$$

Find the values of these voltage gains (for $\alpha = 1$). Now, if the terminal labeled v_{o1} is connected to ground, what does the voltage gain v_{o2}/v_{o} become?

Section 6.6: Basic BJT Amplifier Configurations 1

6.108 An amplifier with an input resistance of $100~\mathrm{k}\,\Omega$, an open-circuit voltage gain of $100~\mathrm{V/V}$, and an output resistance of $100~\Omega$, is connected between a $10~\mathrm{k}\Omega$ signal source and a $1~\mathrm{k}\,\Omega$ -load. Find the overall voltage gain G, Also find the current gain, defined as the ratio of the load current to the current drawn from the signal source.

D 6.109 Specify the parameters $R_{\rm inv}$, $A_{\rm tot}$ and R_o of an amplifier that is to be connected between a 100-k Ω source and a 2-k Ω load. The amplifier is required to meet the following specifications:

(a) No more than 10% of the signal strength is lost in the connection to the amplifier input

(b) If the load resistance changes from the nominal value of $2 \text{ k}\Omega$ to a low value of $1 \text{ k}\Omega$, the change in output voltage is limited to 10% of nominal value.

(c) The nominal overall voltage gain is 10 V/V.

6.110 Figure P6.110 shows an alternative equivalent circuit representation of an amplifier. If this circuit is to be equivalent to that in Fig. 6.50(b) show that $G_m = A_{vir}/R_a$. Also consince yourself that the transconductance G_m is defined as

$$O_m = \frac{r_0}{4|_{R_0 = 0}}$$

and hence is known as the short-circuit transconductance. Now if the amplifier is fed with a signal source (v_{sig}, R_{sig}) and is connected to a load resistance R_I , show that the gain of the amplifier proper A_i is given by $A_0 = G_m(R_i || R_I)$ and the overall voltage gain G_i is given by

$$G_v = \frac{R_w}{R_w + R_w} \cdot G_m(R_o \parallel R_t)$$




Figure P6.110

6.111 An alternative equivalent circuit of an amplifier fed with a signal source (v_{sig}, R_{sig}) and connected to a load R_L is shown in Fig. P6.111. Here G_{oo} is the open circuit overall voltage gain.

and $R_{\rm cut}$ is the output resistance with $v_{\rm sig}$ set to zero. This is different from $R_{\rm o}$. Show that

$$C_{i} = \frac{R}{R + K_{i}} - 1$$


where R R.

Also show that the overall voltage gain

$$C_{tot} = \frac{R}{R_L + R_{out}}$$

**6.112 Most practical amplifiers have internal feedback that make them nonunilateral. In such a case, R_{in} depends on R_I . To illustrate this point we show in Fig. P6.112 the equivalent circuit of an amplifier in which a feedback resistance R_I models the internal feedback mechanism that is present in this amplifier. It is R_I that makes the amplifier nonunilateral. Show that

$$R_{\rm in} = R_1 \| \left[\frac{R_j + (R_2 || R_0)}{1 + g_{\rm in}(R_1 || R_1)} \right]$$





Problems 6 108 to 6.111 are identical to problems 5.80 to 5.84.

Figure P6 112

$$A_{10} = -g_m R_2 \frac{1 - (1/g_m R_f)}{1 + (R_2/R_1)}$$

$$R_0 = R_2 \| R_f$$

Evaluate R_{m} , A_{no} , and R_{o} for the case $R_{1} = 100 \text{ k}\Omega$. $R_f = 1$ M Ω . $g_m = 100$ mA/V, $R_2 = 100 \Omega$, and $R_L = 1 \text{ k}\Omega$. Which of the amplifier characteristic parameters is most affected by R, (i.e., relative to the case with $R_r = \infty$)? For $R_{\text{sig}} = 100 \text{ k}\Omega$, determine the overall voltage gain, G, with and without R_I present.

6.113 A CE amplifier utilizes a BJT with $\beta = 100$ and $V_4 = 50$ V, biased at $I_C = 0.5$ mA, it has a collector resistance $R_C = 10 \text{ k}\Omega$. Assume $R_B \ge r_R$ Find R_m , R_c , and A_{vo} . If the amplifier is fed with a signal source having a resistance of $10 \,\mathrm{k}\Omega$, and a load resistance $R_L = 10 \,\mathrm{k}\Omega$ is connected to the output terminal, find the resulting A_{ij} and G_{ij} . If the peak voltage of the sine wave appearing between base and emitter is to be limited to 5 mV, what Prog is allowed, and what output voltage signal appears across the load?

D 6.114 In this problem we investigate the effect of the inevitable variability of β on the realized gain of the CE amplifier. For this purpose, use the overall gain expression in Eq. (6.79). Assume r is sufficiently large to be negligible and thus show that

$$|G_i| = \frac{R_i}{(R_{us}/\beta) + (1/g_e)}$$

where $R_I' = R_I \mid R_C$.

Consider the case $R_L = 10 \text{ k}\Omega$ and $R_{tig} = 10 \text{ k}\Omega$, and let the BJT be biased at $I_C = 1$ mA. The BJT has a nominal β

- (a) What is the nominal value of $|G_i|$?
- (b) If β can be anywhere between 50 and 150, what is the corresponding range of $\{G_i\}^2$
- (c) If in a particular design, it is required to maintain |G|within ±20 % of its nominal value, what is the maximum allo able and of \$

(d) If it is not possible to restrict $oldsymbol{eta}$ to the range found in $oldsymbol{res}$ and the designer has to contend with β in the range 50 m 150, what value of bias current I_C would result in G_{ij} fall ing in a range of ±20 % of a new nominal value? What s the nominal value of $G \mid$ in this case?

D 6.115 In this problem, we investigate the effect of changing the bias current I_C on the overall voltage gain G, of a CE amplifier Consider the situation of a CE amplifier operating with a signal source having $R_{\text{sig}} = 10 \text{ k}\Omega$ and having $R_c \parallel R_f = 10 \text{ k}\Omega$. The BJT is specified to have $\beta = 100$ and $V_A = 25$ V Use Eq. (6.79) to find $|G_1|$ at $I_C = 01$ mA, 0.2 mA, 0.5 mA, 1.0 mA, and 1.25 mA. Observe the effect of r_o on limiting $|G_i|$ as I_c is increased. Find the value of I_C that results in $|G_i| = 50 \text{ V/V}$

6 116 Two identical CE amplifiers are connected in a cade. The first stage is fed with a source vine having arose tance $R_{\text{sig}} = 10 \text{ k}\Omega$. A load resistance $\hat{R}_{l} = 10 \text{ k}\Omega$ is connected to the collector of the second stage. Each BJT is biased at $I_C = 0.25$ mA and has $\beta = 100$ and a sen large V_4 . Each stage utilizes a collector resistance $R_C = 10 \,\mathrm{k}\Omega$

- (a) Sketch the equivalent circuit of the two-stage amplifier
- (b) Calculate the voltage transmission from the signal source to the input of the first stage
- (c) Calculate the voltage gain of the first stage, $A_{i,1}$
- (d) Calculate the voltage gain of the second stage, 4;
- (e) Find the overall voltage gain, to pro-

6.117 A CE amplifier utilizes a BJT with $\beta = 100$ mased at $I_C = 0.5$ mA and has a collector resistance $R_C = 10$ $k\Omega$ and a resistance $R_e = 150 \Omega$ connected in the emilier Find R_{10} , A_{10} , and R_{0} . If the amplifier is fed with a signal source having a resistance of 10 $k\,\Omega$, and a load resistance Professional test to the month of the conresulting A_i and G_i . If the peak voltage of the sine wave appearing between base and emitter is to be limited to 5 ml what v_{sig} is allowed, and what output voltage signal appears across the lead?

D 6.118 Design a CE amplifier with a resistance R_e in the emitter to meet the following specifications:

() Input resistance $R_{\rm in}=20~{\rm k}\Omega_{\rm c}$

(a) When fed from a signal source with a peak amplitude of 0.1 V and a source resistance of 20 k Ω , the peak amplitude of v_r is 5 mV.

Specify R_c and the bias current I_C . The BIT has $\beta = 100$. If the total resistance in the collector is 5 k Ω , find the overall voltage gain G_c and the peak amplitude of the output signal r_0

reduces the variability of the gain G_v , due to the inevitable wide variance in the value of β . Consider a CE amplifier operating between a signal source with $R_{vig}=10~\mathrm{k}\Omega$ and a total collector resistance $R_C\parallel R_L$ of $10~\mathrm{k}\Omega$. The BJT is biased at $I_r=1$ mA and its β is specified to be nominally 100 but can lie in the range of 50 to 150. First determine the nominal value and the range of $|G_v|$ without resistance R_c . Then select a value for R_c that will ensure that $|G_v|$ be within $\pm 20~\%$ of its new nominal value. Specify the value of R_c , the new nominal value of $|G_v|$, and the expected range of $|G_v|$.

D 6.120 A CB amplifier is operating with $R_L = 10 \text{ k}\Omega$, $R_C = 10 \text{ k}\Omega$, and $R_{\text{sig}} = 100 \Omega$. At what current I_C should the transistor be biased for the input resistance R_{in} to equal that of the signal source? What is the resulting overall voltage gain? Assume $\alpha = 1$

6.121 For the circuit in Fig. P6.121, let $R_{\text{sig}} > r_e$ and $\alpha = 1$. Find v_a




Figure P6.121

5.122 A CB amplifier is biased at $I_E = 0.25$ mA with $R_C = R_L = 10$ k Ω and is driven by a signal source with $R_{\rm ME} = 1$ k Ω . Find the overall voltage gain G_o . If the maximum signal amplitude of the voltage between base and

emitter is limited to 10 mV, what are the corresponding amplitudes of v_{vir} and v_{o}^{γ} . Assume $\alpha \approx 1$.

D 6.123 An emitter follower is required to deliver a 0.5 -V peak sinusoid to a 2-k Ω load. If the peak amplitude of v_{hr} is to be limited to 5 mV, what is the lowest value of I_E at which the BJT can be biased? At this bias current, what are the maximum and minimum currents that the BJT will be conducting (at the positive and negative peaks of the output sine wave)? If the resistance of the signal source is 200 k Ω , what value of G_v is obtained? Thus determine the required amplitude of v_{uv} .

6 124 An emitter follower with a BJT biased at $I_C = 1$ mA and having $\beta = 100$ is connected between a source with $R_{\text{xig}} = 20 \text{ k}\Omega$ and a load $R_L = 1 \text{ k}\Omega$.

(a) Find R_{in} , v_b/v_{sig} , and v_o/v_{sig}

(b) If the signal amplitude across the base-emitter junction is to be limited to 10 mV, what is the corresponding amplitude of $v_{\rm vig}$ and v_o ?

(c) Find the open-circuit voltage gain G_{vo} and the output resistance R_{out} . Use these values first to verify the value of G_v obtained in (a), then to find the value of G_v obtained with R_I reduced to 500 Ω .

6.125 An emitter follower is operating at a collector bias current of 0.25 mA and is used to connect a $10 \cdot k\Omega$ source to a $1 \cdot k\Omega$ load. If the nominal value of β is 100, what output resistance $R_{\rm out}$ and overall voltage gain G_{ν} result? Now if transistor β is specified to be in the range 50 to 150, find the corresponding range of $R_{\rm out}$ and G_{ν} .

6.126 An emitter follower, when driven from a $10\text{-}\mathrm{k}\Omega$ source, was found to have an output resistance R_{out} of 200 Ω . The output resistance increased to 300 Ω when the source resistance was increased to 20 k Ω . Find the overall voltage gain when the follower is driven by a 30-k Ω source and loaded by a 1-k Ω resistor.

6.127 For the general amplifier circuit shown in Fig. P6.127 neglect the Early effect

(a) Find expressions for $v_c/v_{\rm sig}$ and $v_o/v_{\rm sig}$. (b) If $v_{\rm sig}$ is disconnected from node X, node X is grounded, and node Y is disconnected from ground and connected to $v_{\rm sig}$, find the new expression for $v_c/v_{\rm sig}$.

Section 6.7: Biasing in BJT Amplifier Circuits

D 6.128 For the circuit in Fig. 6.59(a), neglect the base current I_a in comparison with the current in the voltage divider. It is required to bias the transistor at $I_t = 1$ mA, which requires selecting R_{a_1} and R_{a_2} so that $V_{a_3} = 0.690$ V. If $V_{CC} = 3$ V, what must the ratio R_{a_1}/R_{a_2} be? Now, if R_{a_1} and




Figure P6,127

 $R_{\rm gl}$ are 1% resistors, that is, each can be in the range of 0.99 to 1.01 of its nominal value what is the range obtained for $V_{\rm ng}$? What is the corresponding range of $I_{\rm c}$? If $R_{\rm c}=2~{\rm k}\Omega$, what is the range obtained for $V_{\rm cg}$? Comment on the efficacy of this biasing arrangement

D 6.129 It is required to blas the transistor in the circuit of Fig. 6.59(b) at $I_c = 1$ mA. The transistor β is specified to be nominally 100, but it can fall in the range of 50 to 150. For $V_{c_1} = +3$ V and $R_c = 2$ k Ω , find the required value of R_s to achieve $I_c = 1$ mA for the "nominal" transistor. What is the expected range for I_c and V_c ? Comment on the efficacy of this bias design.

D 6.130 Consider the single-supply bias network shown in Fig. 6.60(a). Provide a design using a 9 V supply in which the supply voltage is equally split between R, V_{CE} and R_E with a collector current of 0.6 mA. The transistor β is specified to have a minimum value of 90. Use a voltage divider current of $I_E/10$, or slightly higher. Since a reasonable design should operate for the best transistors for which β is very high, do your initial design with $\beta = \infty$. Then choose suitable 5% resistors (see Appendix H), making the choice in a way that will result in a V_{BE} that is slightly higher than the ideal value. Specify the values you have chosen for R_I , R_C , R_A , and R_A . Now, find V_B , V_A , V_A , and V_A , for your final design using $\theta = 90$.

D 6.131 Repeat Problem 6.130, but use a voltage divider current that is $I_E/2$ Check your design at $\beta = 90$ If you have the data available, find how low β can be while the value of I_c does not fall below that obtained with the design of Problem 6.130 for $\beta = 90$.

D*6.132 It is required to design the bias circuit of Eq. 6 (1) for BH whose commutation on

condition the largest ratio (R_B/R_F) that will guarantee I_F in the within $\pm 10\%$ of its nominal value for β as low as 50 and a -10, 10×150 .

(b) If the resistance ratio found in (a) is used, find an expression for the voltage $V_{BB} = V_{CC} R_2 / (R_1 + R_2)$ that will result in a voltage drop of $V_{CC}/3$ across R_i

(c) For $V_{cc} = 5$ V, find the required values of R_1 , R_2 and R_3 to obtain $I_1 = 0.5$ mA and to satisfy the requirement for stability of I_2 in (a)

(d) Find R_c so that $V_{Cl} = 1.5$ V for β equal to its nominal value

Check your design by evaluating the resulting range of I,

D *6.133 Consider the two-supply bias arrangementshown in Fig. 6.61 using $\pm 3.V$ supplies. It is required to design the circuit so that $I_C = 0.6$ mA and V_C is placed mid way between V_C and V_L

(a) For $\beta = \infty$, what values of R_i and R_i are required

(b) If the BIT is specified to have a minimum β of 90 find the largest value for R_B consistent with the need to limit the voltage drop across it to one-tenth the voltage drop across R

(c) What standard 5% resistor values (see Appendix II) would you use for R_B . I_B , and R_C ? In making your selection, use somewhat lower values in order to compensate for the low-B effects

(d) For the values you selected in (c), find I_c , V_s , V_t , and I_t for $\beta = \infty$ and for $\beta = 90$

D *6.134 Utilizing ± 3 -V power supplies, it is required to design a version of the circuit in Fig. 6.61 in which the signal will be coupled to the emitter and thus R_b can be set to zero. Find values for R_k and R_k so that a dc emitter current of 1.5 mA is obtained and so that the gain is maximized while allowing ± 1 V of signal swing at the collector. It temperature increases from the nominal value of 25 C to 125 C esample the percentage change in collector bias current. In addition to the -2 mV/°C change in V_{BE} , assume that the transistor β changes over this temperature range from 50 to 150.

of the circuit of Fig. 6.62 to provide a de emitter current of 0.5 mA and to allow a ± 1 -V signal swing at the collector. The BJT has a nominal $\beta = 100$. Use standard 5% resistor values (see Appendix H). If the actual BJT used has $\beta = 50$, what emitter current is obtained? Also, what is the allowable signal swing at the collector? Repeat for $\beta = 150$.

D *6.136 (a) Using a 3-V power supply, design the feed back bias circuit of Fig. 6.62 to provide $I_c = 3$ mA and $V_C = V_{CC}/2$ for $\beta = 90$.

(b) Select standard 5% resistor values, and reevaluate 1 and I_c for $\beta = 90$.

(c) Find V_i and I_i for $\beta = \infty$.

(d) To improve the situation that obtains when the sisters are used, we have to arrange for an additional current to flow through R_8 . This can be achieved by connecting a resistor between base and emitter, as shown in Fig. P6 136

Design this circuit for β = 90. Use a current through R_o , equal to the base current. Now, what values of V_c and I_c result with β = ∞ ?




Figure P6.136

D 6.137 A circuit that can provide a very large voltage gain for a high-resistance load is shown in Fig. P6 137. Find the values of I and R_s to bias the BJT at $I_c = 1$ mA and $V_c = 15$ V. Let $\beta = 100$



Figure P6.137

6.138 The circuit in Fig. P6.138 provides a constant current I_0 as long as the circuit to which the collector is connected maintains the BIT in the active mode. Show that

$$I_0 = \alpha \frac{V_{cc}[R_2/(R_1 + R_2)] - V_{BI}}{R_F + (R_1|R_2)/(\beta + 1)}$$




Figure P6.138

D **6.139 The current-source biasing circuit shown in Fig P6.139 provides a bias current to Q_1 that is determined by the current source formed by Q_2 , R_1 , R_2 , and R_E . The bias current is independent of R_B and nearly independent of β_1 (as long as both Q_1 and Q_2 operate in the active mode). It is required to design the circuit using ± 5 -V dc supplies to establish $I_{C1}=0.1$ mA and $V_{CE1}=1.5$ V, in the ideal situation of infinite β_1 and β_2 . In designing the current source, use 2-V dc voltage drop across R_E and impose the requirement that I_{E2} remain within 5% of its ideal value for β_2 as low as 50. In selecting a value for R_B , ensure that for the lowest value of $\beta_1=50$, V_{CE2} is 2.5 V. Use standard 5% resistor values (see Appendix H). What values for R_1 , R_2 , R_E , R_B , and R_C do you choose? What values of I_{C1} and V_{CE1} result for $\beta_1=\beta_2=50$, 100 and 200?





Figure P6.139

SIFE D *6.140 For the circuit in Fig. P6.140, assuming all transistors to be identical with β infinite, derive an expression for the output current I_0 , and show that by selecting

$$R_1 = R_2$$

and keeping the current in each junction the same, the current I, will be

which is independent of V_{Bk} . What must the relationship of R_s to R_s and R_s be? For $V_{cc} = 10 \text{ V}$ and $V_{AE} = 0.7 \text{ V}$, design the circuit to obtain an output current of 0.5 mA. What is the lowest voltage that can be applied to the collector of Q_s ?



F1461 25 40

D 6 141 + r the restriction. P6.141 find the value of R to V What is the largest voltage that V is V assume V V V V.

Section 6.8: Discrete-Circuit BJT Amplifiers

6.142 From Corponiciation amplifies now in the Residual Roll of the Roll of the Residual Roll of the Residual Roll of the
D 6 143 lengthe transport for Pr. 42 design an and her repeate however a 2 × Ω source and a 2 kΩ look with read and a 40 V V. The power upper available as 2 V. Length for the Lapprox.



Figure P6.141




Figure P6.142

current of about one-tenth of that in the voltage divisor that feeds the base, with the dc voltage at the base about one-third of the supply. The transistor available has $\beta = 100$. Use standard 5% resistor (see Appendix H)

D 6.145 Consider the CE amplifier circuit of Fig. 6.65(a) It is required to design the circuit (i.e., find values for l, R_r and R_r) to meet the following specifications.

(a)
$$R_{\rm m} = 5 \,\mathrm{k}\Omega$$

- (b) The de voltage drop across R_p is approximately 0.2 V.
- (c) The open-circuit voltage gain from base to collector is the maximum possible, consistent with the requirement that the collector voltage never falls by more than approximately 0.4 V below the base voltage with the signal between base and emitter being as high as 5 mV.

Assume that $v_{\rm og}$ is a sinusoidal source, the available supply $V_{\rm CC}=3$ V, and the transistor has $\beta=100$. Use standard 5% resistance values, and specify the value of I to one significant digit. What base-to-collector open-circuit voltage gain does your design provide? If $R_{\rm sig}=R_c=10~{\rm k}\Omega$, what is the overall voltage gain?

- **D 5.146** In the circuit of Fig. P6 146, v_{tig} is a small sinewave signal with zero average. The transistor β is 100.
- (a) Find the value of R_i to establish a de emitter current of about 0.5 mA
- (b) Find R_i to establish a dc collector voltage of about +1 V.
- (c) For $R_L = 10 \text{ k}\Omega$ draw the small-signal equivalent circuit of the amplifier and determine its overall voltage gain.
- ***6.147** The amplifier of Fig. P6-147 consists of two identical common-emitter amplifiers connected in cascade. Observe that the input resistance of the second stage, R_{m2} , constitutes the load resistance of the first stage.
- ta For $V_{r_1} = 9 \text{ V}$, $R_1 = 100 \text{ k}\Omega$, $R_2 = 47 \text{ k}\Omega$, $R_E = 3.9 \text{ k}\Omega$, $R_E = 6.8 \text{ k}\Omega$ and $\beta = 100$, determine the dc collector current and dc collector voltage of each transistor
- (b) Draw the small-signal equivalent circuit of the entire amphifier and give the values of all its components
- (c) Find $R_{\rm int}$ and $v_{\rm bl}/v_{\rm sig}$ for $R_{\rm sig}=5~{\rm k}\Omega$
- d) Find R_{in} , and




Figure P6.146

- (e) For $R_L = 2 \text{ k}\Omega$, find v_o/v_{b2} .
- (f) Find the overall voltage gain v_o/v_{sig}
- **6.148** In the circuit of Fig. P6.148, $v_{\rm sig}$ is a small sinewave signal. Find $R_{\rm in}$ and the gain $v_{\rm o}/v_{\rm sig}$. Assume β = 100. If the amplitude of the signal $v_{\rm in}$ is to be limited to 5 mV, what is the largest signal at the input? What is the corresponding signal at the output?
- **•6.149** The BJT in the circuit of Fig. P6.149 has $\beta = 100$.
- (a) Find the de collector current and the de voltage at the collector




Figure P6.147

Figure P6 148




Figure P6 149

- (b) Replacing the transistor by its T model, draw the small-signal equivalent circuit of the amplifier. Analyze the resulting circuit to determine the voltage gain v_o/v_c .
- **D** *6.150 Consider the CB amplifier of Fig. 6.67(a) with the collector voltage signal coupled to a 1-k Ω load resistance through a large capacitor. Let the power supplies be ± 3 V. The source has a resistance of 50 Ω . Design the circuit so that the amplifier input resistance is matched to that of the source and the output signal swing is as large as possible with relatively low distortion (v_{bc} limited to 10 mV). Find I and R_0 and calculate the overall voltage gain obtained and the output signal swing. Assume $\alpha = 1$.
- **6.151** For the circuit in Fig. P6.151, find the input resistance $R_{\rm in}$ and the voltage gain $v_{\rm o}/v_{\rm sig}$. Assume that the source provides a small signal $v_{\rm sig}$ and that $\beta = 100$.




Figure P6.151

- **6.152** For the emitter-follower circuit shown in Fig. P6.152, the BFT used is specified to have β values in the range of 50 to 200 (a distressing situation for the circuit designer) For the two extreme values of β (β = 50 and β = 200), find
- (a) I_k , V_k , and V_R
- (b) the input resistance R_a
- (c) the voltage gain $v_{\sigma'}$




Figure P6.152

6.153 For the emitter follower in Fig. P6 153, the signal source is directly coupled to the transistor base if the discomponent of $v_{\rm sig}$ is zero, find the de emitter current Assume $\beta = 100$. Neglecting $r_{\rm o}$, find $R_{\rm in}$, the voltage gain $v_{\rm o}/v_{\rm sig}$, the current gain $v_{\rm o}/v_{\rm sig}$, and the output resistance




Figure P6.153

- **6.154 For the circuit in Fig. Pb.154, called a bootstrapped follower:
- (a) Find the do emitter current and g_n , r_s , and r_m Use $\beta = 100$
- (b) Replace the BJT with its T model (neglecting r_0), and analyze the circuit to determine the input resistance R_m and the voltage gain v_0 / v_{MR}
- (c) Repeat (b) for the case when capacitor C_a is open-circuited. Compare the results with those obtained in (b) to find the advantages of bootstrapping.




Figure P6 154

- **6.155 For the follower circuit in Fig. P6.155, let transister Q_1 have $\beta = 50$ and transistor Q_2 have $\beta = 100$, and neglect the effect of r_0 . Use $V_{BI} = 0.7$ V.
- (a) Find the dc emitter currents of Q_1 and Q_2 . Also, find the dc voltages V_{B1} and V_{B2} .
- (b) If a load resistance $R_i = 1 \text{ k}\Omega$ is connected to the output terminal, find the voltage gain from the base to the emitter of Q_2 , v_0/v_{h2} , and find the input resistance R_{h2} looking into the base of Q_2 (Hint: Consider Q_1 as an emitter follower fed by a voltage v_{h2} at its base.)
- (c) Replacing Q_2 with its input resistance $R_{\mu\nu}$ found in (b), analyze the circuit of emitter follower Q_1 to determine its input resistance $R_{\mu\nu}$ and the gain from its base to its emitter.
- (d) If the circuit is fed with a source having a 100-k Ω resistance, find the transmission to the base of $Q_{ij}v_{bj}/v_{sig}$
- (e) Find the overall voltage gain v_o/v_{sg} .




Figure P6.155

D 6.156 A CE amplifier has a midband voltage gain of $A_M = 100 \text{ V/V}$, a lower 3-dB frequency of $f_\ell = 100 \text{ Hz}$, and a higher 3-dB frequency $f_L = 100 \text{ MHz}$. In Chapter 9 we will learn that connecting a resistance R_c in the emitter of the BJT results in lowering f_ℓ and raising f_H by the factor $(1 + g_m R_c)$. If the BJT is biased at $I_C = 1 \text{ mA}$, find R_c that will result in f_H at least equal to 5 MHz. What will the new values of f_ℓ and A_M be?

PART II

Integrated-Circuit Amplifiers

aving studied the MOSFET and the BJT and become familiar with their basic circuit applications, we are now ready to consider their use in the design of practical ampifier circuits that can be fabricated in integrated-circuit (IC) form. Part II is devoted to this rich subject. Its six chapters constitute a coherent treatment of IC amplifier design and can thus serve as a second course in electronic circuits.

Beginning with a brief introduction to the philosophy of IC design, Chapter 7 presents the basic circuit building blocks that are utilized in the design of IC amplifiers. However, the most important building block of all, the different all pair configuration, is deferred to Chapter 8, where it is the main topic. Chapter 8 also considers the design of amplifiers that require a number of cascaded stages.

As mentioned at various points in Part I, amplifiers have finite bandwidths. Chapter 9 sidevoted to the frequency response analysis of amplifiers, it provides a comprehensive study of the mechanisms that limit the bandwidth and the tools and methods that are utilized to estimate it for a wide variety of amplifier circuit configurations. While the study of the first half or so of Chapter 9 is essential, some of its later sections can be post-poned to a later point in the course or even to subsequent courses.

An essential tool in amplifier design is the judicious use of feedback. Chapter 10 deas with this exceedingly important subject. A thorough understanding of feedback concepts, insight into feedback configurations, and proficiency in the use of the feedback analysis method are invaluable to the serious circuit designer.

In Chapter 11, we switch gears from dealing with primarily small-signal amplifiers to those that are required to handle large signals and large amounts of power. Finally, Chapter 12 brings together all the topics of Part II in an important application, namely, the design of operational amplifier circuits. We will then have come full circle, from considering the oplamplas a black box in Chapter 2 to understanding what is inside the box in Chapter 12.

Throughout Part II, MOSFET and BJT circuits are treated side-by-side. Because over 90% of iCs today employ the MOSFET, its circuits are presented first. Nevertheless, BJT routs are presented with equal depth, although sometimes somewhat more briefly. In this regard, we draw the reader's attention to Appendix 7.A, which presents a valuable of the properties of both types of transistors, allowing interesting compatisons to be made. As well typical device parameter values are provided for a number of CMOS and bipolar fabrication process technologies.

CHAPTER 7

Building Blocks of Integrated-Circuit Amplifiers

Introduction 493

- 7.1 IC Design Philosophy 494
- 7.2 The Basic Gain Cell 495
- 7.3 The Cascode Amplifier 506
- 7.4 IC Biasing—Current Sources, Current Mirrors, and Current-Steering Circuits 526
- 7.5 Current-Mirror Circuits with Imp one Performance 537
- 7.6 Some Useful Transistor Pairings 546

Summary 553

Appendix 7.A: Comparison of the MOSFET and the BJT 554

Problems 569

IN THIS CHAPTER YOU WILL LEARN

- The basic integrated-circuit (IC) design philosophy and how it differs from that for discrete-circuit design.
- 2 The basic gain cells of IC amplifiers, namely, the CS and CE amplifiers with current-source loads.
- 3. He wito increase the gain realized in the basic gain cells by employing the principle of cascoding
- 4 Analysis and design of the cascode amplifier and the cascode current source in both their MOS and bipolar forms.
- 5. How current sources are used to bias IC amplifiers and how the reference excitent generated in one location is replicated at various other locations on the IC chip by using current mirrors.
- 6 3 me ingenious analog circuit design techniques that result in current mirrors with vastly improved characteristics.
- 7 How to pair transisters to realize amplifiers with character stics superior to those obtained from a single-transistor stage

Introduction

if with site hed the two major transistor types, the MOSI I I and the BII, and their basic discrete-crear amphifer configurations, we are now ready to begin the study of integrated circuit (IC) in places. It is chapter is devoted to the design of the basic building blocks of IC amplifiers.

We begin with a brief section on the design phi osophy of integrated circuits and how it differs from that of discrete circuits. Throughout this chapter, MOS and bipo arcurcuits are presented side by side, which allows a certain economy in presentation and, more imported to provides an opportunity to compare and contrast the two circuit types. Toward that side Appendix 2. V provides a comprehensive comparison of the attributes of the two transition types. This should serve both as a condensed review and as a guide to very interesting site arities and differences between the two devices. Appendix 2. V can be consulted at any 1. I cluring the study of this or any of the remaining chapters of the book.

The neutrof this chapter is the material in Sections 7.2 to 7.4. In Section 7.2 we present to 5.5 ceann cell of Re ampathers, namely, the current-source loaded common source is min a enatter) amplifier. We then ask the question of how to increase its gain. This leads naturally and seem essly to the principle of cascoding and its application in amplifier

descriptament the cascode amplifier and the escode carrent source which are care potant building blocks of IC amplifiers.

Section 14 is devoted to Remains and the study of an alter key le burding by callet after the trade a colored in of current mirror care, its will improved perform in Section is for the risks ficance and asold tress till use the could be included to ill strate the beside helps were statable contates and he contacts behinde with the sentation in Section 7r of an interest is and anchor collection of it public configuraeach utilizing a pair of transistors

7.1 IC Design Philosophy

Integrated-creat tarrical or technology Appendix A in Sexus constraints on energy vides apport notes to the circuit designer. Thus, while chip area cinsidera are to that large and ever moderate and resistors are to be confect constant, unemodate readily as a link Large expectors of Listhals, so excl. in Section 5.8. Adjusting company and bypass are not as a later be used except portage as exapporant except the IC comp. Exercition, the number of sect expands is taken be kept to a fine notion of wise the number of this fernance for uses and house no cost News small capacitors in producted and fraction of a produced range flow on the exclusion of the Most and natogy one can be combined with MOS ampidicis and MOS so to be to telling range of sizing processing functions, both, made in tapte 1,6, and dicital Unipper 4

As a general rule in designing IC MOS reputs one should street threat reading as the the functions recars as possible using MOS ransistors can care which hecked stack MOS espacitors. MOS transis ors can be sized it it is the eff and I school in the selection of wide range of lesign requirements. Also arrays of transistors can be matched for there are made to have desired size ratios, to relitize such useful circuit building blocks as corrections.

At this poet at the scatter that the passage of et has been the been the same Rechip the trend has been to colore be device to reasons. By 20.9 CMOS pretection object capable of producing do new within 45 nm min that it, trained to 20 second are Suc similarded as need to operate with the vortage supprised is to 10 W) v. Itaze operation can help to reduce power dissipation a post a historicha chacream designer. For instance, such MOS translators must be operated with occurrence ages of or hour ble to 2.3. It our stady of MOS a up for so a comme because ments on such issues


The MOS amplifier circuits that we shall study will be discover a a rist entry of MOSEETS of both polantics official NMOS and PMOS on a calculate and other controls. technology. As mentioned earlier CMOS is currently the most widely use all technology. for high many and digital as well as combined analog and digital or moved of the tions. Neverticless hipolar integrated or carts will offer in any exerting appointment of and og design er ander. This is especially the case for agner a purpose circuit, a saids as high quality op anaps that are intended for assembly or printed circuit (p. 16-30). opposed to heave part of a system-on-chip). As well, bipolar circuits can provide much higher output currens and are favored for certain applications, such as in the automotive industry for their high reliability under severe environmental conditions. Finally, bipolar circuits on be combined with CMOS in innovative and exciting ways in what is known as BiCMOS te finology

7.2 The Basic Gain Cell

7.2 1 The CS and CE Amplifiers with Current-Source Loads

He tassegain cell in an IC amplifier is a common-source (CS) or common-emitter (CF) transistor loaded with a constant current source, as shown in Fig. 7 ((a) and (b). These circuits are smalar to the CS and C1 amphiles studied in Sections 5.5 and 6.6, except that here we have replaced the resistances R_{-} and R_{-} with constant-current sources. This is done for two reisens. Erst, as mentioned in Section 7.1, it is difficult in IC technology to implement resistances with reasonably precise values, rather, it is much easier to use current sources, a te are implemented using transistors as we shall see shortly Second by using a constantcrent source we are in effect operating the CS and CE amplifiers with a very high tideally into ter load resistance, thus we can obtain a match higher gain than if a finite R_0 or R_0 is sed. The circuits in Fig. 7 1(a) and (b) are said to be current-source loaded or active loaded

Bytore we consider the small signal analysis of the active-loaded CS and CF amplitiers, a word or their debras is in order. Obviously, in each circuit Q_i is biased at $I_0 = I$ and $i_i = I$ But what determines the de voltages at the drein (collector) and at the gate (base). Usually, these ennectls will be part of larger circuits in which negative feedback is utilized to fix the values of , and I if , and I is We shall be discussing dobusing later in his chapter. As well, in the next chapter we will begin to see complete 10 amphiliers including biasing for the time he tig rowever, we shall assume that the MOS transistor in Eig. 7 Has is biased to operate in the saturation region and that the BIL in Fig. 7 1(b) is biased to operate in the active region. We will mer refer to both the MOSI EI and the BJI as operating in the factive region."



" gure 71 The bis is a cosoft unprinted (a) current source or netro loaded commen-source set (b) on left source of active loaded complonion the amplifier (c) small signal equivalent circuit of (a), and (d) small-signal equivalent circuit of (b).

From Fig. 7.1(c) we obtain for the active-loaded CS amplifier

$$R_{\rm in} = \infty \tag{71}$$

$$A_{to} = -g_m r_o \tag{7.2}$$

$$R_o = r_o \tag{7.3}$$

Similarly from Fig. 7 Letitive on in for concline leaded CE anolifer

$$R_{\rm in} = r_{\rm x} \tag{74}$$

$$A_{v\alpha} = -g_m r_a \tag{75}$$

$$R_o = r_o \tag{76}$$

Thus both elreal tyreal zela voltege 2 in 1 m 22 index. Since this is the may obtain a blue in a CS or CE amporter we retent to tas the intrinsic gain and 2 is entire some for the furthermore intrinsic section occurred the nature of the maintenance delta.

7.2.2 The Intrinsic Gain

$$g_m = \frac{I_C}{V_c} \tag{7.7}$$

$$r_o = \frac{V_4}{I_C} \tag{78}$$

The result s

0

0

$$A_0 = g_m r_0 = \frac{V_A}{V_\tau} \tag{79}$$

Priame et a l'inchiermal voltage I which is a priame et rappe and V_0 and in the near area. The value of V_0 ranges from 5 V to 35 V for modern IC fabrication of the 130 V for the older, so-called high-voltage processes (see chapter and 130 V for the older, so-called high-voltage processes (see chapter and 130 V for the older, so-called high-voltage processes (see chapter and 130 V for the older, so-called high-voltage processes (see chapter and 130 V for the older, so-called high-voltage processes (see chapter and 130 V for the older, so-called high-voltage processes (see chapter and 130 V for the older, so-called high-voltage processes (see chapter and 130 V for the lower values characteristic of modern small-feature-size devices. It is a first on the that of a given popular-transistor fabrication process, A_0 is independent of the first of a given popular transistor fabrication process, A_0 is independent of the first of a given popular transistor fabrication process. As a manner of the MOSFET, as the name of A_0 is independent of the first of a given popular transistor fabrication process.

Recall from our stady of the MOSTET () in Section 5.5, that there are titles 2.5% is expressions for 2. Two of these are parting only useful or our purposes acre.

$$\geq 2\mu_{n}C_{,x}(\overline{W/L})_{-}\sqrt{I_{D}}$$
 (7.11)

For the MOSFET r, we have

$$r = \frac{1}{T} = \frac{e^{-\tau}}{T} \tag{7.12}$$

there I is the Early so tare and I is the technology dependent component of the Larly yell ice it will elict of the or expressions together with the expression for it, we obtain for it

$$A = \frac{1}{1 - 2} \tag{7.13}$$

mi. 1. i, he expressed in the atternate forms

$$1 = \frac{2}{r} \cdot t \tag{7.14}$$

and

studied in Chapter 9

$$A_0 = \frac{V_A' \sqrt{2(\mu_n C_{ox})(WL)}}{\sqrt{I_D}}$$
 (7.15)

In sepassion in Eq. (13) is the orientest directly comparable to that of the BTI (Eq. 79) Here, however, we note the following:

- 1. The quent to in the denominator is 1 = 2, which is a design parameter. Although the vivis of the objet designers as or modern submicron technologies has been stead vacciousing, this still about 0.15 V to 0.3 V. Thus L., 2 is 0.025 V to 0.15 V which is 3 to 6 times higher than 4. I athermore, there are reasons for selecting higher values for V_{O1} (to be discussed in later chapters).
- 2. The man or iter quantities both process dependent (through 17) and device dependertition, 2 15 and its value has been steadily decreasing with the scaling down of the technology (see Appendix 7.A).
- 3 it in Eq. (* 14) we see that for a given technology (i.e. a given value of 1) ithe ntriest of militian be incleased by ising a longer MOSEET and operating it at a tower it is usual however there are design trade offs. For instance, we will see is capic of that increas is I and swering or, result, independently in decreasing the amplifier bandwidth.

Virtual the rate is experienced in a MoSTET tabricated in a modern short channel sections to the 20 V V to 40 V V in order of nagnitude lower than that for a BH the after at we expression for the MOSELL Ligitor in Eq. (7.15) reveals a very interis left for a given process technology (1) and a (1)) and a given device (1) and I). " This is it distrated in Fig. 7.2, which shows If you possible to consult the base arrent to the plot confirms that the gain increases as a sement's lowered the ach however evel off at very low currents. This is — Use the MOS(1) Fente's the subthreshold region of operation (Section 5.1.9), where it is the very much like a BH with an exponential current voltage characteristic. The This can ther becomes constant hast ske that of a BH. Note fowever that all hough et are subtained a lower values of to the price paid is a lower to the 11) and bility to drive expansive roacs and thus a decrease in bandwidth. This point will be




Figure 72 The atrassignments MOSF Eversus bias correct. This octor, within the arrow is a plan of $A = \{2a \in B \mid I\}$ for the last $a = \{a, b, b, c\}$ and $W = 20 \ \mu m$

Kalencyle 7.7

We wish to compare the values of g_A , R_A , R_A , and A_A for a CS amplifier that is designed using an NMOS transistor with $L=0.4\,\mu\mathrm{m}$ and W_A and tabricated in a 0.25- $\mu\mathrm{m}$ technology specified to have $\mu_n C_A = 267\,\mu\mathrm{A}$ V and $V_A' = 10\,\mathrm{V}\,\mu\mathrm{m}$, with those for a C1 amplifier designed using a BJT fabricated in a process with $\beta = 400\,\mathrm{and}\,V_A = 10\,\mathrm{V}$. Assume that both devices are operating at a drain (collector) current of $100\,\mu\mathrm{A}$

Solution

For simplicity, we shall neglect the Early effect in the MOSELL in determining Up. ... thus

$$I_D = \frac{1}{2}(\mu, C_{-}) \frac{W}{I} I_{-}$$

$$100 = \frac{1}{2} \times 267 \times \frac{4}{14} I_{-}$$

resulting in

$$V_{cr} = 0.27 \text{ V}$$

$$g_m = \frac{2I_r}{i_{-1}} = \frac{2 + 0.1}{0.27} = 0.74 \text{ mA V}$$

$$R_0 = \infty$$

$$r = \frac{1.7L}{I_{cr}} = \frac{10 \times 0.4}{0.1} = 40 \text{ k}\Omega$$

$$R = r = 40 \text{ k}\Omega$$

$$A_0 = g_{m^2} = 0.74 \times 40 + 29.6 \text{ V}$$

For the CE amplifier we have

$$g_{m} = \frac{I_{c}}{I_{c}} = \frac{0.1 \text{ mA}}{0.025 \text{ N}} = 4 \text{ nAN}$$

$$R_{m} = r_{m} = \frac{B}{g} = \frac{100}{4} - 25 \text{ k}\Omega$$

$$R_{m} = \frac{r_{m}}{I} = \frac{10}{0} - 100 \text{ k}\Omega$$

$$R_{m} = r_{m} = 100 \text{ k}\Omega$$

$$A_{0} = g_{m}r_{0} = 4 \times 100 = 400 \text{ V/V}$$

71 A CS amplifier of fizes an NMOS transistor with $L=0.36~\mu m$ and B=0, it was fabricated if a 0.18 μm CMOS process for which $\mu = -3.87~\mu A$ V and $L=5.70~\mu m$ Find the values of c and A_0 obtained at $I_D=10~\mu A$, $100~\mu A$, and 1~mA Ans. 0.28 mA/V, 50 V/V; 0.88 mA/V, 15.8 V/V; 2.78 mA/V, 5 V/V

7 2 3 Effect of the Output Resistance of the Current-Source Load

The current source load of the CS amplifier in Fig. 7.1 a) can be implemented using a PMOS transistor biased in the saturation region to provide the required current I, as shown in Fig. 7.3(a). We can use the large signal MOSITI mode (Section § 2, Fig. 5.15) to model Os as shown in Fig. 7.3(b), where

$$I = \frac{1}{2} (\mu_p C_{ox}) \left(\frac{W}{L} \right)_3 [V_{DD} - V_G \cdot |V_{tp}|]^2$$
 (7.16)

and

$$r_{o2} = \frac{|V_{c2}|}{I} \tag{7.17}$$

has the current source load no longer has an infinite resistance, rather, it has a finite output tesistance. This resistance will in effect appear in parallel with relias shown in the amplifier equivalent-circuit model in Fig. 7.3(c), from which we obtain

$$A_{n} = \frac{v_{n}}{r} = -g_{m1}(r_{n1} || r_{n2})$$
 (7.18)






Figure 73 fat the example of the section of the sec (h) the circuit will group codity to the growth mode and get that the content of arapl Ler



Enally, we note that a similar development can be used for the bibliar case

Liampie 7.2

A practical circuit implementation of the common source amputier is shown in Fig. 7.4(a). Here the current-source transistor Q_1 is the output transistor of a cutrent mirror formed by Q_2 and Q_3 and fed with a reference current Ipti. Current mirrors were priefly introduced in Section 5.7.4 and will be studed more extensively in Sections 14 and 15 For the time being, assume that Q_2 and Q_3 are matched. Also assume that I a stable well predicted current that is go ierated with a special circuit on the thip. To be able to clearly see the region of a over which the circuit operates as an almost-linear amplitier, determine the voltage transfer characteristic (VTC), that is x_i , versus u_I




Figure 7.4 Practical implementation of the common source implifier (a) circuit (b) r - characteristic of the acoverload Q_2 , (e) graphical construction to determine the truster characteristic, (d) transfer characteristic

Example 7.2 continued

Solution

First we coreern ourselves with the current mirror, with the objective of deternining the -h/r acteristic of the current source Q. Toward that end we note that the current I_c , allows through the diode-connected transistor Q and thus determines I_c of Q which is in furth pplied between the source and the gate of Q. It as, the I characteristic of the current source Q will be the characteristic curve of Q obtained for I_c . This is shown in Fig. 14(b) which we note that I_c will be equal to I_{RI} , at one point on a name V at $I_c = I_c$ this being the only point at a h/c the two matched transistors Q and Q have identical operating conditions. We also observe the effect of channel-length modulation in Q other far V effects V which is modeled by the first V approximates V and V in the first V operates as a current source V being is equal to in greater than V and V in this in tarm is obtained when V and V in the V and V in V in V and V in V

New, with the z characteristic of the certent source oad Q in hand, we can proceed to determ no versus. Figure 7 4rc r shows a graphical construction for doing this. It is based on the graphica and vsis method employed in Section 5.4.5 except that here the load line is not a straight for but is the characteristic curve of Q shifted along the laws by V volts and flipped around. The reason for his is that

$$v_O = V_{DD} - v$$

The ferm I indeessitates the shift, and the minus sign of gives rise to the flipping around if the load curve.

The graphical construction of Fig. 7 4 to rean he used to determine in for every value of p in the point. The value of indetermines the particular characteristic curve f(Q) on which the operating point half be at the intersection of thus, articular graph, and the load curve. Lie is zontal coordinate of the operating point, then gives the value of u_Q .

Proceeding in the manner just explained we obtain the VIU shown in Eq. 7.4(d). As a dilated a has four distinct segments, labeled EII II and IV. Each segment is obtained for one of the form in the nations of the modes of operation of Q and Q, which are also indicated in the diagram. Note that we have labeled two imposts it break points on the transfer characteristic (A and B) in correspondence with the intersection points (A and B) in Fig. (4(e)) We argue the reader to carefully study the transfer characteristic and its various details.

Before leaving this example it is useful to reiterate that the upper limit of the ariphtic region \mathcal{C} point Axis defined by $v_{ij} \neq 1, \dots, v_{ij}$ and the lower limit v_{ij} point Bx is defined by $v_{ij} \neq 1$ where v_{ij} can be approximately determined by assuming that $I_{D1} = I_{RFF}$. A more precise value for v_{ij} can be obtained by taking into account the Larly effect it both Q and Q as will be demonstrated in the next example.

Comple (I.I.)

Consider the CMOS common-source amplifier in Fig. 74(a) for the case Fig. 3 V. Fig. 1 0.6 V $\mu_{\rm e} C = 200~{\rm geV}$ V, and $\mu_{\rm e} C = 65~{\rm geV}$ For all transistors $T \approx 0.4~{\rm \mu m}$ and $J = 4~{\rm \mu m}$ Also 1 20 V. J₃ = 13 V. and I_{p1}, ~100 μA. Find the small-signal voltage gain. A so, find the coordipales of the extremities of the amphifier region of the transfer characteristic that is, points A and B

Solution

$$g_{m1} = \sqrt{2k_n'(\frac{H}{I})} I_{REF}$$

$$= \sqrt{2 \times 200 \times \frac{4}{0.4} \times 100} - 0.63 \text{ mA/V}$$

$$r_{m1} = \frac{V_{An}}{I_{D1}} = \frac{20 \text{ V}}{0.1 \text{ mA}} = 200 \text{ k}\Omega$$

$$r_{m2} = \frac{I_{Am}}{I_{D1}} = \frac{10 \text{ V}}{0.1 \text{ mA}} = 100 \text{ k}\Omega$$

Thus

$$A_v = -g_{m1}(r_{o1} || r_{o2})$$

= -0.63(mA/V) × (200 || 100)(k Ω) = -42 V/V

Approximate values for the extremities of the amplifier region of the transfer characteristic (region III) can be determined as follows. Nog ecting the Fally offect, all three transistors are carrying equal currents I_{μ} , and thus we can determine the overdrive voltages at which they are operating. Transistors Q_{μ} and Q_1 will have equal overdrive voltages, $|V_{OV3}|$, determined from

$$I_{D3} = I_{\rm REF} \simeq \frac{1}{2} (\mu_{\scriptscriptstyle P} C_{\scriptscriptstyle O2}) \Big(\frac{B^{\prime}}{L} \Big)_3 \big| V_{OV3} \big|^2$$

Substituting, $I_{REF} = 100 \, \mu A$, $\mu_p C_{ox} = 65 \, \mu A/V^2$, $(W/L)_3 = 4/0.4 = 10 \, \text{results in}$

$$|V_{OV3}| = 0.55 \text{ V}$$

Thus.

$$V_{ijj} = |V_{DD} - |V_{DS0}| = 2.45 \text{ V}$$

Next we determine $|V_{OV1}|$ from

$$I_{D1} = I_{REF} = \frac{1}{2} (\mu_n C_{ox}) \left(\frac{W}{L}\right) V_{OV1}^2$$

Substituting $I_{80} = 100 \text{ m/s}$, $u_s C_s = 200 \text{ m/s}$ (B. I) = 4.0.4 ± 10 results in

$$V_{O11} = 0.32 \text{ V}$$

Thus, $V_{OB} = V_{OV1} = 0.32 \text{ V}.$

More precise values for V , and V , can be determined by taking the Parly effect in all transistors into account as follows.

Example 7.3 continued

first, we determine to only and Q corresponding to a large 100 a V is me

$$I_{D3} = \frac{1}{2} \; k_p' \Big(\frac{W}{L}\Big)_{_1} \big(\left. V_{SG} - \left| V_{tp} \right| \right)^2 \! \left(1 + \frac{v_{SD}}{\left| V_{Ap} \right|} \right)$$

Thus.

$$100 = \frac{1}{2} \times 65 \left(\frac{4}{0.4}\right) |V_{OV3}|^2 \left(1 + \frac{0.6 + |V_{OV3}|}{10}\right)$$
 (7.19)

where $V_{\rm tot}$ is the magnitude of the overdaye voltage at which Q and Q are operating and we have used the fact that, for Q, $V_{\rm tot} = V_{\rm tot}$. Equation (*) 19 can be man pulated to the form

$$0.29 = |V_{OV3}|^2 (1 + 0.09 |V_{OV3}|)$$

which by a trial-and-error process yields

$$|V_{OV3}| = 0.53 \text{ V}$$

Thus.

$$V_{SG} = 0.6 \pm 0.53 = 1.13 \text{ V}$$

and

$$V_{OA} = V_{DD} - V_{OP3} = 2.47 \text{ V}$$

To find the corresponding value of v_I , V_{IA} , we derive an expression for v_O versus v_I in region III. Noting that it region III. Q and Q are in saturation and obviously conduct equal currents we can write

$$\frac{i_{D1} = i_{D2}}{\frac{1}{2}k^2 \frac{W}{l}} = \frac{1}{2}k^2 \left(\frac{W}{l}\right) \left(\frac{W}{l}\right) \left(\frac{W}{l}\right) + \frac{V_{DD} - v}{l}$$

Substituting currental values, we obtain

$$8.55(v_t - 0.6)^2 = \frac{1 - 0.08v_O}{1 + 0.05v_O} = (1 - 0.13v_O)$$

which can be manipulated to the form

$$v_O = 7.69 - 65.77(v_I - 0.6)^2 \tag{7.20}$$

This is the equation of segment III of the transfer characteristic. A though it includes V_{III} the reader shown not be alarmed. Because region III is very narrow, V_{III} changes very little, and the characteristic shows linear Substituting $V_{III} = 0.88 \text{ V}$. To determine the coordinates of B. we note that they are related by $V_{III} = V_{III}$. Substituting in Eq. (7.20) and solving gives $V_{III} = 0.93 \text{ V}$ and $V_{III} = 0.33 \text{ V}$. The width of the amplifier region is therefore

and the corresponding cutput range is

This the large-signal voltage gain is

$$\frac{\Delta_{11}}{1} = \frac{214}{0.05} = 42811$$

which is very close to the small-signal value of 42, indicating that segment III of the transfer character is to is quite linear

- 7.2 A CMOS common source amplifier such as that in Fig. 7.4(a) fabricated in a C18-um technology, ы 8 / - 72 jem 0.36 jem or al transistors, k/, 387 jeA V - k/ - 86 jeA V - I / 100 jeA - $V'_{4n} = 5 \text{ V/}\mu\text{m}$, and $|V'_{4n}| = 6 \text{ V/}\mu\text{m}$ Find g_{m1} , r_o , r_{o2} , and the voltage gain. Ans. 1.25 mA/V; 18 k Ω ; 21.6 k Ω ; -12.3 V/V
- 7.3 Consider the retive loaded CL amplifies when the constinue current source / is implemented with a projections (story Let I = 0.1 m $X_0 = V_0 = 50$ X_0 for both the monand the jump transistors), and B = 00Find R_{in} , r_o (for each transistor), g_m , A_0 , and the amplifier voltage gain. Ans. 25 kΩ, 0.5 MΩ; 4 mA/V; 2000 V/V; -1000 V/V

724 Increasing the Gain of the Basic Cell

We conclude this section by considering a question. How can we increase the voltage gain obtained from the basic particell? The answer lies in finding a way to raise the level of the atouties stance of both the amountying transistor and the load transistor. That is, we seek a on, it that passes the current good provided by the amplifying transistor right through, but receises the resistance from to a much Enjer value. This requirement is illustrated in Tights Traure 7 Star shows the CS amplifying transistor () together with its output equivnest circuit. Note that for the time being we are not slowing the lead device. In Fig. 7.5(b) we have discreted a shaded box between the drain of Q_i and a new output term hal labeled . Here again we are not showing the load to which do will be connected. Our "black box takes it the output current of O and passes it to the output, thus at its output we have the equivalent circuit shown consisting of the same controlled source gain. But with the output resistance increased by a factor A

New, what does the back box really do? Since it passes the current but raises the resistine; lever it is a current buffer. It is the dual of the voltage buffer (the source and emitter followers), which passes the voltage but lowers the resistance level

Now search ng our repertoire of transistor amplifier centigurations studied in Sections of and 6.6 the only candidate for implementing this current-buffering action is the common base in bipolar) amplifier. Indeed, recall that the CG and CB cironts have a unity current gair. What we have not yet investigated, however, is their resistance transformation property. We shall do this in the next section.

Iwo important final comments.

- 1. It is not sufficient to raise the hurper resistance of the amplifying transistor only. We a so need to raise the output resistance of the current-source load. Obviously, we can use a current buffer to do this also.
- 2 Placing a CG to a CB) circuit or top of the CS (or CF) amplifying transister to implement the current buffering action is called easeoding. We will explain the or.gin of this name shortly.




Figure 75 1. miters, the voltage gain realized in the basic gain cell shown in (a), a functional block, shown as a block how rith a moster between d and the bild I med by King in the second rent in the think the trive the tool tareed in the added the The tool of old the section of

7.3 The Cascode Amplifier

7 3 1 Cascoding

Cascoding refers to the use of a transistor connected in the common-gate (or the commonbaser configuration to provide current huffering for the output of a common source of common emitter) implify ne transistor. Figure 7.6 illustrates the technique for the MOS case. Here the CS transistor Q is the ampatying transistor and Q connected to Ec.C. configuration with a de bias voltage V_{G2} (signal ground) at its gate, is the cascode transister. A similar arrangement applies for the bipolar case and will be considered later.

We will show in the following that the equivalent circuit at the output of the cascode amplifier is that shown in Fig. 7.6. Thus, the cascode transister passes the current 2. the output node while raising the resistance level by a factor K. We will derive an expression TOT A

The name as ode is a carryover from the days of vacuum tubes and is a shortened version of "cay adec cathe he in the tane version, the anode of the amplifying tube (corresponding to the drain in Q indeeds the eath ide of the case ode line corresponding to the source of Q_2).




Figure 76. This in hit hithering a from of Fig. 1816 is in psemented using transister () connected in in the form the form of the debias collaboration in the state of the form of t the property of through but ruses the resistance evel by a actor A. Transistor (2) is called a cascode transistor

7.3.2 The MOS Cascode

I gare 77(a) shows the MOS ciscoce amplifier without a load circ int and with the gate of connected to signal ground. Thus this circuit is for the purpose of small-signal calcula $t = 10^{\circ}$ for objective is to determine the parameters G_{th} and K_{th} of the equivalent circuit snown in Fig. " 7(b) which we shall use to represent the output of the cascode amplifier I ward that end observe that if node doof the equivalent circuit is short-circuit to ground the current flowing through the snort circuit will be equal to (in ... It follows that we can determine G. by short circuiting (from a signal point of view) the output of the cascode amplifier to ground, as shown in Fig. 7.7(c), determine i_o , and then

$$r_{i} = \frac{t_{o}}{v_{i}}$$

Now replacing 2 and Q in the incurt of Fig. 77(c) with the rismall signal models results the react in Fig. 2.7(d), which we shall analyze to determine v in terms of v

Observe that the voltage at the (a, x) mode is equal to Writing a node equation for that node, we have

$$\frac{\zeta}{\sigma_{01}} + \frac{\sigma_{02}}{\sigma_{02}} = \zeta$$

$$\frac{1}{\sigma_{01}} + \frac{1}{\sigma_{02}} = \zeta$$

Since $g_{m2} \gg (1/r_{o1}), 1/r_{o2}$

$$g_{m2}v_{g_{12}} \simeq g_{m1}v_{i} \tag{7.21}$$

Nother words, the current of the controlled source of Q is equal to that of the controlled source of Q_1 . Next, we write an equation for the d_2 node.

$$i_o = g_{m2}v_{xx2} + \frac{v_{xx2}}{r_{o2}}$$
$$\left(g_{m2} + \frac{1}{r_{o2}}\right)v_{xx2}$$




Figure 7.7 and Mos with the protection, and the second of the protection of the second
Thus.

Using Eq. (7.21) results in

Thus

$$(\sigma, -\varepsilon, \varepsilon) = (7.27) - (0.277) = (0.277)$$

in a list the result we have anticipated

Next we need to determine R_o . For this purpose we set - to zero, which results in (2,simply reduced to its output resistance / which appears in the source circuit of O., as shown in Fig. 7.8(a). Now, replacing () with its aybrid- 7 movel and applying a test voltage to the output node results in the equivalent circuit shown in Fig. 7 8(b). The output resistance R, can be obtained as

Analysis of the circuit is greatly simplified by noting that the current exiting the source node of Q_2 is equal to t_x . Thus, the voltage at the source node, which is $\frac{1}{2}$, can be expressed in terms of i_* as

Next ve express - as the sum of the voltages across r - and r - as

Sinctatic or from Eq. 723 cresclis in

is given by




Figure 7.8 Determining the output to a control M. IS a sectioning, for

$$R_o = r_{o1} + r_{o2} + g_{m2}r_{o2}r_{o1}$$
 (72-

In this expression the last term will dominate, thus

$$R_o \simeq (g_{m2}r_{o2})r_{o1} (725)$$

This expression has a simple and elegant interpretation: The CG transistor O -raises f_{K} pat resistance of the amplified by the factor $g_{K}(x,y)$ which $g_{K}(x)$ is a great Arthorough time, the CG transistor simply passes the current $g_{K}(x)$ to the output node. This reconstruction transistor very effectively realizes the objectives we set for the current puller reconstruction of the current puller reconstruction of the figure $g_{K}(x)$ and $g_{K}(x)$ with $g_{K}(x)$ and $g_{K}(x)$ with $g_{K}(x)$ and $g_{K}(x)$ with $g_{K}(x)$ is $g_{K}(x)$.

Voltage Gain. If the cascode amplifier is loaded with in the all constant car entire inclusion in Fig. 7.9(a), the voltage gain realized can be to and from the equivalent circuit in Fig. 7.9(b).

$$A_{vo} = \frac{v_o}{v_o} = -g_{m1}R_o$$

Thus,

$$A_{10} = -(g_{m1}r_{01}) (g_{m2}r_{02})$$
 (7.26)

For the case $\varepsilon_n = \varepsilon_1 = \varepsilon_2$, and $\varepsilon_2 = \varepsilon_1 = \varepsilon_2$.

$$A_{\tau o} = -(g_m r_o)^2$$

$$= -A_0^2 \qquad (72^7)$$

Thus caseeding results in increasing the gain magnitude from A_0 to A_0^2 .




Figure 7.9 (a) A MOS cascode amplifier with an idea care of source 16.5 (b) eq. (c) representation of the case deceatput




Figure 710 Experiment cassocial anisotry to ruse the output resistance of the current source ()

Cascodir $2 \times n$ also be employed to raise the output resistance of the current-source load as so writing 7.10. Here Q_{1} is the current source transistor, and Q_{2} is the CG cascode transistor. For Voltages k and k, are do by as voltages. The cascode transistor Q_{2} is ultiplies the output resistance of Q_{2} , k, by Q_{2} , k, k provide an output resistance for the cascode current source of

$$R_o = (g_{m3}r_{o3})r_{o4} (7.28)$$

Combining a cascode amplifier with a cascode current source results in the circuit of Fig. 7.1 (b). The equivalent circuit at the output side is shown in Fig. 7.1 (b), from which the




Figure 7.11 A cascode amplifier with a cascode current-source load.

voltage gain can be easily found as

$$A_v = \frac{\tau_o}{v_t} = -g_{m1}[R_{op} \mid R_{op}]$$

Thus.

$$A_{1} = -g_{m1}\{[(g_{m2}r_{o2})r_{o1}] | \{[(g_{m3}r_{o3})r_{o4}]\}$$
 (729)

For the case in which all transistors are identical,

$$A_v = -\frac{1}{2}(g_m r_o)^2 = -\frac{1}{2}A_0^2 \tag{730}$$

By comparison to the gain expression in Eq. (7.18), we see that using the cascode C_{10} ration for both the amplitude C_{10} rans stor and the carrent solution of a unsist in results increase in the magnitude of gain by a factor equal to A_{0} .

It is required to design the ciscode current-source of Fig. 7.1) to provide a current of $0.0\,\mu$ V and ar of pix resistance of 500 kΩ. Assume the availability of a 0.8- μ m (MOS) technology to which $I=-1.8\,\text{V}$, $I_{\chi}=-0.5\,\text{V}$, μ_{μ} ($\chi=90$, $\chi=V$) and $J_{\chi}=8\,\text{V}$, am Use $I=-1.8\,\text{V}$ and determine I and II for each transistor, and the values of the bias voltages V_{G3} and V_{G4} .

Solution

The output resistance R is given by

$$R = 100$$

Assuming Q and Q, are identical

$$R = (g + 0)$$

$$= \frac{1}{1 - 2} \cdot \frac{1}{L}$$

Using 1 , = 03 V we write

$$500 \text{ k}\Omega = \frac{1}{0.15} \times \frac{1}{0.1 \text{ m/s}}$$

Thus we require

Now, since $V_A = V_A' I$ we need to use a channel length of

$$I = \frac{2.74}{5} = 0.55 \, \mu m$$

which is about three times the minimum chan iel length. With () 0.5 V and () 0.3 V

and thus.

$$V_{G4} = 1.8 - 0.8 = 1.0 \text{ V}$$

To allow for the largest possible signal swing at the output criminal, we shall use the n immum required voltage across $Q_{4\pi}$ namely, $|V_{OF}|$ or 0.3 V. Thus,

$$V_{D4} = 1.8 - 0.3 = 1.5 \text{ V}$$

Since the two transistors are identical and are carrying equal currents,

$$V_{SG3} = V_{SG4} = 0.8 \text{ V}$$

Thus.

$$V_{GS} = 1.5 - 0.8 = \pm 0.7 \text{ V}$$

We note that the maximum collect allowed at the output term hal of the current source will be constrained by the need to allow a minimum voltage of $|V_{OI}|$ across Q_3 ; thus,

$$v_{D3max} = 1.5 - 0.3 = +1.2 \text{ V}$$

Fo determine the required WL ratios of Q_3 and Q_4 , we use

$$I_D = \frac{1}{2} (\mu_p C_{ox}) \left(\frac{W}{L} \right) |V_{OV}|^2 \left(1 + \frac{V_{SD}}{|V_A|} \right)$$

$$100 = \frac{1}{2} \times 90 \times \left(\frac{W}{L}\right) \times 0.3^{2} \left(1 + \frac{0.3}{2.74}\right)$$

which yields

$$\frac{H'}{L} = 22.3$$

- D7.4 If it I variable $\mathbb{N} + I$ is each of Q and Q_1 is halved while WI is changed to a low I, and V for an incorporate 1 that the new values of R and WI (II in the computing de required WI) note that $\{V_3\}$ has changed.]

 Ans. 125 k Ω ; 20.3
- 7.5 Consider the case ode ampther it Fig. 7.1) with the decomponent at the input V = 0.7 V, $V_{G2} = 1.0 \text{ V}$, $V_{G3} = 0.8 \text{ V}$, $V_{G4} = 1.1 \text{ V}$, and $V_{DD} = 1.8 \text{ V}$. If all devices are matched to expire $V_{G3} = 0.8 \text{ V}$, $V_{G3} = 0.8 \text{ V}$, $V_{G4} = 0.1 \text{ V}$, and $V_{DD} = 0.8 \text{ V}$. If all devices are matched to expire $V_{G3} = 0.8 \text{ V}$, $V_{G3} = 0.8 \text{ V}$, $V_{G4} = 0.1 \text{ V}$, what is the overdrive voltage at which the $V_{G4} = 0.8 \text{ V}$ is the atomatic voltage ange at the part $V_{G4} = 0.8 \text{ V}$. What is the atomatic voltage ange at the part $V_{G4} = 0.8 \text{ V}$.

Ans. 0.2 V: 0.5 V to 1.3 V
The cooleda manter in Fig. 7.11 is operated at a trient of 0.2 in X with all devices operating at a 0.2 X. All devices large it. 2 X. And go the output resistance of the amplifier R. and the output resistance of the caracin source. R. Associated the overall output resistance and the voltage gain realized.

Ans. 2 mA/V; $200 \text{ k}\Omega$, $200 \text{ k}\Omega$; $100 \text{ k}\Omega$; -200 V/V

7.3.3 Distribution of Voltage Gain in a Cascode Amplifier

It is effen aseful to know how much of the overall voltage 2a i of a cascode amplifier is r_0 zed in each of its two stages, the CS stage Q, and the CG stage Q. For this purpose is sider the cascode amplifier show i in Fig. 7 12(a). Here, for generality, we have include r_0 resistance R which represents the output resistance of the carried source lead plus argued ional resistance that may be connected to the output node. Recalling that the cascode argued into a resistance that may be connected to the output node. Recalling that the cascode argued into a resistance that may be connected to the output node. Recalling that the cascode argued into a resistance that may be connected to the output node. Recalling that the cascode argued in the represented with the equivalent circuit of Fig. 7.7(b), where r_0 is the voltage gain r_0 of the an philier in Fig. 1.2 care in section for the infinite of the resistance of the cascode amplified in Fig. 1.2 care in section for the resistance of the carried and the cascode argued in the cascode argued in the resistance of the cascode argued in the cascode a

$$A_z = -g_{m1}(R_o \parallel R_L)$$

Thus.

$$A_{v} = -g_{m1}(g_{m2}r_{o2}r_{o1} \parallel R_{L})$$
 (731)

The overall gain 4 can be expressed as the product of the voltage gain of Quard ...

$$A_{v} = A_{v} \cdot A_{v2} = \left(\frac{v_{o1}}{v_{o1}}\right) \left(\frac{v_{o}}{v_{o1}}\right) \tag{7.32}$$

To obtain $\frac{1}{2}$ we need to find the odal resistance between the dia $\frac{1}{2}$ of $\frac{1}{2}$ ground. Referring to Fig. 7.12(h) and denoting this resistance R we can express t and

$$A_{v1} = \frac{c_{v1}}{m} = -g_{m1}R_{d1} \tag{7.35}$$

Observe that R_{-} is the parallel equivalent of r_{-} and R_{-} , where R_{-} is the input resistant of the CO transistor O_{-} . We shall now derive in express in for R_{-} for this purpose is to the equivalent circuit of O_{-} with its load resistance R_{-} shown in Fig. 7.121. Observe the voltage at the source of Q_{2} is $-v_{gy2}$, thus R_{in2} can be found from

$$R_{\rm in2} = \frac{-v_{\rm gs2}}{r}$$

where t is the current flowing into the source of Q_2 . Now this is the same current that flows out of the drain of A and into B. Summing the currents at the source node, we see that the current through A is A > 2. We can now express the voltage at the source node, as the sum of the voltage drops across B and B to obtain

which can be rearringed to obtain

$$R_{x} = \frac{R_{x} + \epsilon}{1 + \epsilon_{x} + \epsilon} \tag{7.34}$$

This is a useful expression because it provides the input resistance of a CG amplifier loaded in a resistance $P_1 = S$ not $P_2 = S$. It we can simplify R_{102} as follows:

$$R = \frac{R}{2\pi i} + \frac{1}{2\pi} \tag{7.35}$$

The reader should not jump to the conclusion that R_{-} is equal to Vg_{m2} ; this is the case when we reglect r_{-} As we be seen very short $\sqrt{R_{-}}$ can be easily different from Vg_{m2} .




Figure 7.12 (a) The cascode implifier with a road resistance R. Only signar quantities are shown (b) Determining v_a . (c) Determining $R_{\rm int}$

This survery interesting result F ist, ν shows that if ν is infinite as was assumed in our mayses of the discrete CG amplifier in Section 5.6.5, then R., reduces to 1.g., verifying the result we found there. It is cannot be neglected, as is always the case in IC amplifiers. we see that the input resistance depends on the value of R_{ij} is an interesting fashion. The and resistance R_{ij} is divided by the factor (g_{ij}, r_{ij}) . This is o' course the "flip side" of the n pedal ce transformation action of the CG. For emphasis and future reference, we illustrate the impedance transformation properties of the CG circuit in Fig. 7.13.



Figure 113 to a set to the first always justified

to not tack to the cascode important 1/2/3/2 and 1/2/3 to a 1-th consequence on now obtain R_{d1} as

$$R_{at} = r_{o1} || R_{in2} (7.36)$$

and I as

0

$$A_{n,1} = -g_{m1}R_{d1} = -g_{m1}(r_{o1} || R_{m2})$$
 (7.3°)

I may we can obtain t by dividing the total gain A_i given by Eq. (7.31) by A_i . To provide insert into the affect of the value of R_L on the overall gain of the cascode as well as on low this zam as district ated among the two stages of the cascode amplifier, we provide in table T Lapprox material as for the case $r_{ij} = r_{o2} = r_o$ and for four different values of R_i of R_i obtained with an ideal current-source load; (2) $R_i = (g_m r_i)r_j$, obtained with a simple current-source load, and r_i for completeness, $R_L = 0$, that is, a signal short circuit at the output.

·	R	P	R	1		1
	,	% BYELD IX	1			$-(g_n r_n$
		•	, ,	1 -		
	,	<u>.</u>		*	, ,	

Observe that while case I represents an idealized situation of this useful in that it provides its theoretical maximum voltage gain achievable in a MOS caseode amplifier. Case 2, action assumes a coiscode arrest source load with an output resistance equal to that of the escaled call planer provide a result to estimate of the gain achieved it one aims to maximize the realized call. In certain situations, however, that is not our objective. This point is paportant for as we shall see in Chapter 9, there is an entirely different application of the mode amplifier namely, to obtain widebane amplification by extending the upper 3 dB meaners? As will be seen for such an application one opts for the situation represented years. Swhere the gain achieved in the CS amplifier is only 2 VV, and of course the oxita (gain is now of Vice.). However as will be seen in Chapter 9, this trade-off of the setal of it to obtain extended bands dtl. is in some cases a good bargain.

- In comparisate transistor in Eq. (2) 3 is biased it a fram current of the 5 mA and is operating with an overdrive voltage $V_{OF} = 0.25$ V. The transistor has an Early voltage V_A of 5 V.

 (a) Find R_{in} for $R_I = \infty$, 1 M Ω , 100 k Ω , 20 k Ω , and 0.

 (b) Find R_{in} for $R_I = 0$, 1 k Ω , 10 k Ω , 20 k Ω , and 100 k Ω .

 Ans. (a) ∞ , 25.5 k Ω , 3 k Ω , 1 k Ω , 0.5 k Ω , (b) 20 k Ω , 61 k Ω , 430 k Ω , 840 k Ω , 4.12 M Ω
- 7.8 Consider a secode amplifier for which the US and UG transistins are identical and are biased to operate at $I_D=0.1\,$ mA with $V_{OV}=0.2\,$ V. Also let $V_A=2\,$ V. Find A_{c} , A_{12} , and A_{v} for two cases: (a) $R_L=20\,$ k Ω and (b) $R_L=400\,$ k Ω . Ans. (a) $-1.82\,$ V/V, $10.5\,$ V/V, $10.5\,$ V/V, $10.5\,$ V/V; (b) $10.2\,$ V/V, $19.6\,$ V/V, $10.6\,$ V/V.

7 3.4 The Output Resistance of a Source-Degenerated C5 Amplifier

is Section 5.6.4 we discussed some of the benefits that are obtained when a resistance R is a literon mesonal collection of Samplifier as $m+g \in 140$, it Such a resistance is referred to resolve degeneration resistance because of its let on in reducing the effective transconductive of the CS stage to $g = e^{-e} + e^{-e} R$ that is, by a factor $(1+e^{-e}R)$. This also is the factor $e^{-e} = e^{-e} =$

$$R_o = R_v + r_o + g_m r_o R_v \tag{7.38}$$

Since $g_m r_n = 1$ the first form on the right hand side will be much lower train the third and can be neglected, resulting in

$$R_{o} = (1 + g_{o}R_{o})r_{o}$$
 (7.39)

It is so it e decenerat or increases the output resistance of the (S amplifier from ℓ to $\ell \in \mathbb{R}^d$) again by the same factor $(1+g_mR_i)$. In Chapter 10, we will find that R_i introduces negative (degenerative) feedback of an amount $(1+g_mR_i)$.




Figure 714 The supportes state express in a three counts of the ised to find the a to be a source-degenerated common source an palent Here is set, exempted to a fill the median the output resistance by the factor $(1 + g_{*}R_{*})$.

Civen that source degeneration reduces the transconductance of a CS araphit or from a coapir s 79 imately $z_n = 1 + g/R$ is and increases its output resistance by approximately the same factor and happens to the open-c resit veltage gem 4. Now find an expression for 4. when a load resist ance R_r is connected to the output

Ans. A_{vo} remains constant at $g_m r_o$:

$$A_{v} = (g_{m}r_{v})\frac{R_{L}}{R_{c} + (1 + g_{m}R_{c})_{c}}$$
 (74

7.3.5 Double Cascoding

If a still righer output resistance and correspondingly higher gain are required it spinshs to add another level of cascoding, as illustrated in Fig. 7.15. Observe that Quisithese ?... cascode transistor, and it raises the output resistance by (e) in Earthe case of idea. transistors, the output resistance will be $g \rightarrow rr$ and the voltage gain, assuming an drcurrent-source bad, will be (2.) or 1. Of course, we have to generate another to 5 voltage for the second cascode transistor, Q_3 .

A drawback of double cascoding is that an additional transistor is now stacked between the power-supply rails. Furthermore, to realize the advantage of double cascoding these rent-source lead will also need to use double cascoding with an additional runs stor for proper operation each transistor needs a certain minimum v_{DS} (at least equal to V_{OF}). and recalling that modern MOS technology utilizes power supplies in the range of 1 V to 2 V, we see that there is a limit on the number of transistors in a cascode stack




Figure 7.15 Double cascoding

7.3.6 The Folded Cascode

fo avoid the problem of stacking a large number of transistors across a low voltage power supply one can use a PMOS transistor for the case de device, as shown in Fig. 7.16. Here as before the NMOS trans stor Q is operating in the CS configuration, but the CO stage is implemented using the PMOS transistor Q. An additional current source I is needed to bias Q and privide it with its active load. Note that Q is now operating at a bias current of (I-I)I maily, a de voltage () is needed to provide an appropriate de level for the gate of the cascode tims stor Q. Its value has to be selected so that Q and Q operate in the saturation region.




Figure 7.16 The folded cascode.

The small-signal operation of the circuit in Fig. 1 lb is 8. mar to that of the NMos code. The difference here is that the signal corrent z=s to 1.1 to 0.0 more made to 1 into the source lemma of Q, which gives the circuit the name folded cascode. It folded cascode is a very popular building book in CMOS amplitiers.

- 710 Consider the folded-cascode amorifier of Fig. 716 for the following case 3 (1984) As and 4 (1984) To operate 2 and 4 (1984) along the simple careful stindied it. Section 72 and 4. While carrent source 4 is implemented as ng the simple careful stindied it. Section 72 current source 4 is realized using a cascoded circuit in a the NMOS version of the circuit in Fig. 7. The transistor W 4 ratios are selected so that each operates 1 in overcome voltage of 2.3 (a) What must the relationship of (W/L)₂ to (W/L), be?
 - (b) What is the minimum de voltage required actions carried scarce / for proper operation. Now if a 0. A peak to peak signal swing is to be at owed at the diam of Q. what is the highest debin voltage that can be used at that node?
 - ter What is the value of the of the and hence what is the largest value to which the car reserve
 - (d) What is the minimum de voltage required across carrent source in for proper operation
 - ter Given the results of court do what is the a towarble range of siznal swing at the cathor
 - Ans (a) # /) = 4 .# /) (b) 2 \ 55 \ (10 ~ \ 185 \ (1) (4 \ (0) (4 \) (135 \

7.3.7 The BJT Cascode

Figure 7.17(a) shows the BIT cascode amplifier with an ideal current source load V that V_{R_0} is a debias voltage for the CB cascode transistor Q_{R_0} . The circuit is very similar to the MOS cascode, and the small-signal analysis with follow in a parallel fashion. Our object is then is to determine the parameters O_{R_0} and R_0 of the equivalent circuit of Eq. 7.78 which we shall use to represent the output of the cascode amplifier formed by Q_0 and Q_0 .

As in the case of the MOS cascode () is the short circuit transconductance and () in determined from the circuit in Fig. (1.1%). Here we show the cascode ariphit or prepared small signal analysis with the supput short circuited to ground. The transconductance can be determined as

$$g_{m2}v_{m2} + \frac{v_{m2}}{r_{o1}} + \frac{v_{m2}}{r_{o2}} + \frac{v_{m2}}{r_{o2}} + \frac{v_{m2}}{r_{m2}} = g_{m1}v_i$$

Indicatent itself can be thought of as ha ing been to ded in the caste confidence in the result is sometimes referred to as a telescopic cascode because the stack not trunk to its risk extension of a telescope.




Figure 7.17 (a) A BJT cascode amplifier with an ideal current source and (b) small serial equivarent circuit representation of the output of the cascode amplifier (c) the cascode amplifier with the output short circuit ed to ground, and (d) equivalent circuit representation of (e)

Since $g_{m2} \gg (1/r_{m2})$, $1/r_{m1}$ and $1/r_{m2}$, we can neglect ill the terms beyond the first on the left-hand side to obtain

Next we write a node equation at . . .

and team needed the second term on the right hand side to obtain

I hery "4 results in

0

Thus.

$$G_m = g_{m1}$$

which is the result we have anticipated and is identical to that for the MOS case

To obtain R, we set z=0, which results in Q being reduced to its output resistance $v_{a,b}$ which appears in the emitter lead of Q as shown in Fig. 7.18(1). Here we have applicatest voltage v_a and will determine R_p as

$$R = \frac{1}{i_x}$$

Replacing Q_i with its sybrid τ mode results in the circuit of f(g) = IS(h). Before embars ing on the analysis, it is very aseful to observe first that the current flowing into the embars node must be equal to i. Second, note that i and i appear in parallel. Thus the verse at the emitter node, $-v_{gQ_i}$, can be found as

$$-v_{\pi 2} = i_{\pi}(r_{o1} || r_{\pi 2}) \tag{7.42}$$

Next we write a loop equation around the $c_2 - e_2$ - ground loop as

$$v_x = (i_x - g_{m2} \tau_{m2}) r_{o2} + i_x (r_{o1} || r_{m2})$$

Substituting for $v_{\pi 2}$ from Eq. (7.42) and collecting terms, we find $R_o = v_x/i_x$ as

$$R_o = r_{o2} + (r_{o1} \parallel r_{\pi 2}) + (g_{m2}r_{o2})(r_{o1} \parallel r_{\pi 2})$$
 (7.43)




Figure 7.18 Determining the output resistant R of the B. I. case of early then

which can be written as

$$R = r_{o2} + (g_{m2}r_{o2} + 1)(r_{o1} || r_{m2})$$

$$= r_{o2} + (g_{m2}r_{o2})(r_{o1} || r_{m2})$$
(7.44)

Nice 2, 1 1/21 I we can neglect the first term on the right hand side of Eq. (7.44).

$$R_o \approx (g_{m2}r_{o2})(r_{o3} \| r_{m2}) \tag{7.45}$$

This result is sum at but certainly not identical to that for the MOS case delifere, because of the finite p of the BJT we have r_n appearing in parallel with r_n . This poses a very significant constraint on R of the BJT caseode. Specifically, because $(r_n|_{r=1})$ will always be lower than r_{n2} , it follows that the maximum possible value of R_n is

$$R_{n_{\max}} = g_{m2} r_{n2} r_{n2};$$

$$- (g_{m2} r_{n2}) r_{n2} = \beta_2 r_{n2}$$
 (7.46)

Thus the maximum output resistance real zable by cascoding is βx . This means that unlike the MOS case, double cascoding with a BJT would not be useful

Having determined G and R, we can now find the open circuit voltage gain of the bipolar cascode as

Thus,

$$A_{10} = -g_{m1}(g_{m2}r_{o2})(r_{o1} || r_{m2})$$
 (7.47)

For the case $g_{m1} = g_{m2}$, $r_{o1} = r_{c2}$,

$$A_{vo} = -(g_m r_o)[g_m(r_o || r_*)] \tag{7.48}$$

which will be essitian (v,v) in magnitude in fact the maximum possible gain magnitude is obtained when $r_0 \gg r_\pi$ and is given by

$$|A_{no}|_{max} = \beta g_m r_o = \beta A_0 \tag{7.49}$$

thally we note that to be able to realize gains approaching this level, the current-source sic must also be cascoded. Figure 7-19 shows a cascode BJT amplifier with a cascode current-source load.

- Find an expression for the maximum vo tage gain achieved in the amplifier of Fig. 7.19. **Ans.** $|A_{1/0.0.0.0}| = g_{m.1}(\beta_2 r_{o.2} || \beta_3 r_{o.3})$
- Consider the BJ cascode a uplifier of Fig. 7 19 when biased at a current of 0.2 m V. Assuming that $n_i m$ translators have $\beta = 00$ and $F_i = SV$ and that pmp translators have $\beta = S0$ and $F_i = 4V$, find $R_{min} R_{mp}$, and $F_i = 4V$, find $F_i = 4V$, and $F_i = 4V$, and $F_i = 4V$, and $F_i = 4V$, find $F_i = 4V$, and $F_i = 4V$. Ans. 1.67 M Ω ; 0.762 M Ω ; -4186 V/V; -5714 V/V




Figure 719 NBT and on his form of a second to the

7.3 8 The Output Resistance of an Emitter-Degenerated **CE** Amplifier

As we have done in the MOS case, we sharp acapt the express on the 12 derived to the new cescode of c 7.43) for the case of a CE amplifier with a resistance R_p connected in its emilter, as shown in Fig. 7.20(a). The output resistance is obtained from Eq. (7.43) by replacing with r ., by r r_a by r_a and r_{a1} by R_a

$$h = r_o + (R_c || r_\pi) + (g_m r_o)(R_c || r_\pi)$$

I, we can neglect the second term relative to the first this

I rat is.

$$R = \{1 + r \in K \mid r = \}$$

I has, en itter degeneration ma tiplies the transistor da plat resistance in

Finally, for con pleteness and future reference we show in Fig. 7 20(b) the B1, salent of Eg. 7.13. Here both R and R of a grounded base B11 are shown. Note that is have not provided the derivation of 2

$$R_{o} = r_{o} + (R_{e}||r_{n}) + g_{en} r_{o}(R_{e}||r_{n})$$

$$= r_{c} \left[1 + g_{m}(R_{e}||r_{n})\right]$$

$$R_{o} = r_{c} + (R_{e}||r_{n})$$

$$R_{o} = r_{c} + (R_{e}||r_{n}) + g_{m} r_{o}(R_{e}||r_{o})$$

$$= r_{o} + (1 + g_{m} r_{o})(R_{e}||r_{n})$$

$$R_{o} = r_{c} + (R_{e}||r_{n}) + g_{m} r_{o}(R_{e}||r_{o})$$

$$= r_{o} + (1 + g_{m} r_{o})(R_{e}||r_{n})$$

$$R_{o} = r_{e} + (R_{e}||r_{n}) + g_{m} r_{o}(R_{e}||r_{o})$$

$$= r_{o} + (1 + g_{m} r_{o})(R_{e}||r_{n})$$

Figure 7.20 (a) Oxp t existing the Lamp for with emitter descine itin. (b) The impedance trans σ of a coperties of the CB amplifier. Note that for $\beta = \infty$ these fermulas reduce to those for the MOSEFF case (Fg 7 13)

Find the output resistance of a CE amplifier biased at $I_{\rm C}=1\,$ mA and having a resistance of 500 Ω connected in its emitter. Let $\beta = 100$ and $V_A = 10$ V. What is the value of the output resistance without degeneration.?

Ans. $177 \,\mathrm{k}\Omega$; $10 \,\mathrm{k}\Omega$

7.3.9 BiCMOS Cascodes

Cenam advanced CMOS technologies allow the fabrication of bipolar transistors, thus permitting the circuit designer to combine MOS and bipolar transistors in circuits that take advantage of the unique features of each. The resulting technology is called BiCMOS, and the circuits are referred to as BiCMOS circuits.




Figure 7.21 BiCMOS cascodes

Figure 7.21 shows two possible Bit MOS cascode amplifiers. The circuit in Fig. 7.25 uses a MOS transistor for the amplifying device and a BH for the cascode cevice. This critical has the advantage of an infinite input resistance compared with an input resistance obtained in the al-bipolar case. As well the use of a bipolar transistor for the case 1 stage can result in an increased output resistance as compared to the all MOS case, because pot the bipolar transistor is assally higher than 12.00 to 6 the MOSE FIG.

The circuit of Fig. 7.21(b) uses a MOS transistor Q to implement death e case. Recall that double cascoding is not possible with BJT circuits alone.

714 For I=100 a Λ , find G, R= and R= of the B.C MOS implifiers in Fig. 7.21 Let $I_1=8$ Λ for post MOS and b polar transistors: $\beta=100$ μ C = 200 μ Λ and R=2 Ans. (a) I m Λ Λ , 3.33 M Ω = 3.33 × 10 Λ Λ (b) 4 m Λ Λ , 67 M Ω , α (c) α = α + α Λ Λ

7.4 IC Biasing—Current Sources, Current Mirrors, and Current-Steering Circuits

Brasing in integrated circuit design is based on the use of constart current sources. On a chip with a number of amplifier stages, a constant decurrent scalled a reference current segmentated at one location and is then replicated at various other locations for business.

schools amplifier stages through a process known as current steering. This approach has the advanture that the effort expended on generating a predictable and stable reference current usually attacking a precision resistor external to the chip or a special circuit on the chip. need not be repeated for every amplifier stage. Furthermore, the bias currents of the various stiges track cach other in case of changes in power-supply voltage or in temperature

In this section we study circuit building placks and techniques employed in the bias design of IC an philiers. These current source circuits are also utilized as amplifier load elements, as we have seen in Sections 7.2 and 7.3.

7.4 1 The Basic MOSFET Current Source

Laure 200 shows the circuit of a simple MOS constant current source. The heart of the cirout stransisto Q , the drain of which is shorted to its gate 4 thereby forcing it to operate in the saturation mode with

$$I_{D1} = \frac{1}{2} k_n' \left(\frac{W}{L} \right)_1 (V_{GS} - V_{in})^2$$
 (7.52)

where we have neglected channel length modulation. The drain current of Q is supplied by I through resistor R, which in most cases would be outside the IC chip. Since the gate currents are zero,

$$I_{D1} = I_{RFF} = \frac{V_{DD} - I_{GS}}{R}$$
 (7.53)


where the current through R is considered to be the reference current of the current source and is deroted $I_{1c} = 1$ quartions (7.52) and (7.53) can be used to determine the value required

Now consider transistor Q . It has the same T , as Q , thus, if we assume that it is operit no in seturation ats deam entrent, which is the output current I_i , of the current source, will be

$$I_O = I_{D2} = \frac{1}{2} k_n' \left(\frac{W}{L}\right)_2 (V_{GS} - V_{in})^2$$
 (7.54)



Figure 7.22 Circuit for a basic MOSFET constantcurrent source. For proper operation, the output terminal, that is, the drain of Q_3 , must be connected to a circuit that ensures that Q, operates in saturation.



0

•

Figure 7.23 Basic MOSFET current mirror.

where we have neclected thannel length modulation. Equations $-\infty$ and $-\infty$ on to to relate the output current I_O to the reference current $I_{\rm REF}$ as follows:

$$\frac{I_O}{I_{\text{REF}}} = \frac{(W/L)_2}{(W/L)_1} \tag{7.55}_1$$

Figure 7.23 depicts the current mirror circuit with the input reference current ships a being supplied by a current source for both simplicity and general ty. The current gain in current transfer ratio of the current mirror is a year by Eq. 7.55.

Effect of V on I. In the description above for the operation of the current source of I 7.22 we assumed Q to be operating in situration. This is essential if Q is to supply stant-current cutou. To ensure that Q is suturated the circuit to which the frain I is be connected must establish a drain contact. If that satisfies the relationship

$$V_O \ge V_{GS} + V_{GS} \tag{7.56}$$

or, equivalently, in terms of the overdrive voltage V_{OV} of Q_1 and Q_2 ,

$$V_O \ge V_{OV} \tag{7.57}$$

In other words, the current source will operate properly with an output voitage 1 and 4 and 4 to which is a few tenths of a volt

Although thus far neglected channel length modulation can have a significant effect the operation of the current source. Consider, for simplicity, the case of identical devices Q and Q. The draw current of Q, I, will equal the current in Q, I, it the vertex that causes the two devices to have the same I, that is at I, I, A, A is more above this value I, will increase according to the incremental output resistance r_{o2} of Q. This is illustrated in Fig. 7.24, which shows I, versus I. Observe that since Q is of a ating at a constant I, idetermined by passing I, through the matched device Q.




Figure 7.24 (1) that harden step for court it have in Fig. 1.22 and the current mirror of Fig. 1.23 for he case of Q matched to Q

car and 1 224 is supply the concharacteristic surve of Qs for a equal to the parneular value Vos

In summary, the critical source of Fig. 7.22 and the current infrior of Fig. 7.23 have a finite output resistance R_a ,

$$R_{+} \equiv \frac{\Delta V_{O}}{\Delta I_{O}} = r_{o2} = \frac{V_{A2}}{I_{O}} \tag{7.58}$$

 $\Omega_{\rm eff} = I - 8$ over by Eq. 2.54) and 3. Is the Early voltage of Q. Also, recall that for a ther process technology. It, is proportional to the transistor channel length, thus, to obtain high carpit resistance values, current sources are usually designed using transistors with relatively long channels. Finally, note that we can express the current I_O as

$$I = \frac{(B/I)}{(B/I)} i_{B} = 1 + \frac{(-1)}{I}$$
 (7.56)

Complet ()

when T=3.V and using $T_{\rm eff}=100~\mu{\rm A}$ design the circuit of Fig. 122 to obtain an output current whose norm has value is torrack. Find R if Q and Q are matched and have channel lengths of μm , chanelso and a to pure to a "A and a," "no pra A. What is the lowest possible value of 3. "Assumme that for this process technology, the Ferly voltage 17 (2) Viam, find the output resistance of the contert's tirce. Also, find the change in output current resulting from a +1-V change in 4,

Solution

$$I_D = I_{REF} = \frac{1}{2}k_{\pi}' \left(\frac{W}{L}\right)_1 V_{OI}^2$$

 $100 = \frac{1}{2} \times 200 \times 10 V_{OV}^2$

Thus,

$$V_{OV} = 0.316 \text{ V}$$

Example 7.5 continued

and

$$V_{GS} = V_t + V_{OV} = 0.7 + 0.316 = 1 \text{ V}$$

$$R = \frac{V_{DD} - V_{GS}}{I_{REF}} = \frac{3 - 1}{0.1 \text{ m/s}} = 20 \text{ k}\Omega$$

$$V_{Omin} = V_{OV} = 0.3 \text{ V}$$

For the transistors used, $L = 1 \mu m$. Thus,

$$V_A = 20 \times 1 = 20 \text{ V}$$

 $r_{o2} = \frac{20 \text{ V}}{100 \text{ } \mu\text{A}} = 0.2 \text{ M}\Omega$

The output current will be $100 \, \mu \Lambda$ at $I = 1 \, \text{V}$. It I changes by \star . Verthe corresponding change in I_O will be

$$\Delta I_O = \frac{\Delta V_O}{r_{o2}} = \frac{1 \text{ V}}{0.2 \text{ M}\Omega} = 5 \text{ } \mu\text{A}$$

In the current source of Example $^{\circ}$ 5, it is required to reduce the change in output current Δ' corresponding to a change in output voitage, $\Delta I = \text{of } I \times \text{to } I' = \text{of } I' = \text{What should the dame}$ stons of Q and Q be changed to Assume that Q and Q are to remain matched Ans. $L = 5 \, \mu \text{m}$; $W = 50 \, \mu \text{m}$

7.4.2 MOS Current-Steering Circuits

As mentioned earlier once a constant current has been generated it can be replicated by vide do bias or load currents for the various amplifier stages in an IC. Current minters cobviously be used to implement this current steering function. Figure 7.25 shows a same current steering circuit. Here Q together with R determine the reference current I. The sisters Q_1 , Q_2 , and Q_3 form a two-output current mirror,

$$I_{s} = I_{min} \frac{(H - L)}{(W/L)_{\perp}}$$

$$I_3 = I_{REF} \frac{(W/L)_3}{(W/L)_1} \tag{2.61}$$

To ensure operation in the saturation region, the voltages at the drains of Q and $Q^{-\alpha}$ constrained as follows:

$$V_{D2}, V_{D3} \ge -V_{SS} + V_{GS1} - V_{in} \tag{7.62}$$




Figure 7.25 A current-steering circuit.

or, equivalently,

where V_{OVI} is the overdrive voltage at which Q . Q , and Q are operating II other words, the drains of Q_2 and Q_3 will have to remain higher than A_{∞} by at least the over drive voltage, which is usually a few tenths of a volt

Continuing our discussion of the circuit in Fig. 7.25, we see that current I_{γ} is ted to the input side of a current mirror formed by PMOS transistors Q_4 and Q. This mirror provides

$$I = I_s \frac{(H/I)_s}{(H/I)_s} \tag{7.64}$$

where $I_{ij} = I_{ij}$ To keep Q_{ij} in saturation, its drain voltage should be

$$1 = 1 \dots 1^{n}$$

where I is the overdrive voltage at which () is operating

The constant current I_2 generated in the circuit of Fig. 7.25 can be used to bias a sourcefollower amplifier such as that implemented by transist it Q, in Fig. 7.26 a) Similarly, the constant current I5 can be used as the lead for a common-source amplifier such as that implemented with transistor Q7 in Fig. 7 20(b)

Finally, an important point to note is that in the circuit of Fig. 7.25, while Q. pulls its current I_2 from a circuit (not shown in Fig. 7.25). Q. pashes its current I_2 into a circuit that shown in Fig. 7.25). Thus Q_2 is appropriately called a current source, whereas Q_2 should more properly be called a current sink. In an IC both current sources and current sirks are asually needed. The difference between a current source and a current sink is terther illustrated in Fig. 7.27, where V_{CS_R} denotes the numinium voltage needed across the current source (or sink) for its proper operation




Figure 7.27 (a) A current source; and (b) a current sink.

For the circuit of Fig. 7.25, let $I_{DD} = V_{N} = 1.5 \text{ V}$, $I_{Im} = 0.6 \text{ V}$, $V_{Ip} = -0.6 \text{ V}$, all channel lengths = 1 μ m, $k_n' = 200 \,\mu\text{A/V}^2$, $k_p' = 80 \,\mu\text{A/V}^2$, and $\lambda = 0$. For $I_{REF} = 10 \,\mu\text{A}$, find the widths of all transistors to obtain $I_2 = 60 \,\mu\text{A}$, $I_3 = 20 \,\mu\text{A}$, and $I_5 = 80 \,\mu\text{A}$. It is further required that the voltage at the drain of Q_2 be allowed to go down to within 0.2 V of the negative supply and that the voltage at the drain of Q_5 be allowed to go up to within 0.2 V of the positive supply Ans. $W_1 = 2.5 \,\mu\text{m}$; $W_2 = 15 \,\mu\text{m}$; $W_3 = 5 \,\mu\text{m}$; $W_4 = 12.5 \,\mu\text{m}$; $W_5 = 50 \,\mu\text{m}$

7.4.3 BJT Circuits

The basic BJT current mirror is shown in Fig. 7.28. It works in a tash on very similar to that of the MOS mirror. However, there are two important differences. First, the nonzero base current of the BJT (or, equivalently, the finite β) causes an error in the current transfer table.




Figure 7.28 The basic BJT current mirror

of the bipolar mirror. Second, the current transfer ratio is determined by the relative areas of the emitter-base junctions of O_1 and O_2 .

Let us first consider the case of β sufficiently high that we can neglect the base currents The reference current I_{RFF} is passed through the diode connected transistor Q_{t} and thus establishes a corresponding voltage V_{Bb} , which in turn is applied between base and conflict of Q_2 . Now, if Q_2 is matched to Q_1 or, more specifically, if the EBJ area of Q_2 is the same as that of Q_1 , and thus Q_2 has the same scale current I_5 as Q_4 , then the collector current of Q_2 will be equal to that of Q_1 ; that is,

$$I_O = I_{REF} \tag{7.66}$$

For this to happen, however, Q_2 must be operating in the active mode, which in turn is achieved as long as the collector voltage V_0 is 0.3 V or so higher than that of the emitter

To obtain a current transfer ratio other than unity, say m, we simply arrange that the area of the EBJ of Q_2 is m times that of Q_1 . In this case,

$$I_{U} = mI_{REF} \tag{7.67}$$

In general, the current transfer ratio is given by

$$\frac{I_O}{I_{REF}} = \frac{I_{S2}}{I_{S1}} = \frac{\text{Area of EBJ of } Q_2}{\text{Area of EBJ of } Q_1}$$
 (7.68)

Alternatively, if the area ratio m is an integer, one can think of Q_1 as equivalent to m transistors, each matched to Q_1 and connected in parallel.

Next we consider the effect of finite transistor β on the current transfer ratio. The analysis for the case in which the current transfer ratio is nominally unity—that is, for the case in which Q_2 is matched to Q_1 —is illustrated in Fig. 7.29. The key point here is that since Q_2 and Q_2 are matched and have the same T_{BF} , their collector currents will be equal. The rest of the analysis is straightforward. A node equation at the collector of Q -yields

$$I_{\text{REF}} = I_C + 2I_C/\beta = I_C \left(1 + \frac{2}{\beta}\right)$$

Finally, since $I_0 = I_C$, the current transfer ratio can be found as

$$\frac{I_0}{I_{RH}} = \frac{I_C}{I \left(1 + \frac{2}{\beta}\right)} = \frac{1}{1 + \frac{2}{\beta}}$$
 (769)




Figure 7.29 Analysis of the current minor taking into account the finite β of the BITs

Note that as β approaches $s = I - I_{RS}$, approaches the normal value of an $ts = I_{RS}$ values of β , however, the error in the current transfer ratio can be significant. For ts is $\beta = 100$ results in a 20 error in the current transfer ratio. Furthermore, the error degree finite β increases as the normal current transfer ratio is increased. The realler is crossed to show that for a morror with a normal current transfer ratio m, that is, on, $t = I_{S2} = mI_{S1}$ —the actual current transfer ratio is given by

$$\frac{I_O}{I_{REF}} = \frac{m}{1 + \frac{m+1}{\beta}}$$

In common with the MOS current mirror, the BJT mirror has a finite output resistance for

$$R_o = \frac{\Delta V_O}{\Delta I_O} = r_{o2} = \frac{V_{A2}}{I}$$

where V_1 and r_1 are the Early so tage and the output resistance respectively. If Q_1 I even if we neglect the error due to finite β_1 , the output current I_1 with relatitished value only when Q_1 has the same I_2 as Q_1 , namely at V_1 . As I_2 is motorized will correspondingly increase. Taking both the finite β and the finite R_1 into account we express the output current of a BJT mirror with a nominal current transfer ratio r_1 as

$$I_{O} = I_{REF} \left| \frac{m}{1 + \frac{m+1}{\beta}} \right| \left(1 + \frac{V_{O} - V_{BE}}{V_{A2}} \right)$$
 (7.72)

where we note that the error term due to the Early effect is expressed in a form that she had it reduces to zero for $V_0 = V_{BE}$.

Consider a BJT current mirror with a nominal current transfer ratio of unity. Let the transistors have $I=10^{\circ}$ A, $\beta=100$, and $I_{c}=100$ V. For $I_{\rm RFF}\approx 1$ mA, find I_{O} when $V_{O}=5$ V. Also, find the output resistance

Ans. 1.02 mA; $100 \text{ k}\Omega$

A Simple Current Source In a manner analogous to that in the MOS case, the basic BJT current mirror can be used to implement a simple current source, as shown in Fig. 7.30. Here the reference current is

$$I_{RbF} = \frac{V_{CC} - V_{BE}}{R} \tag{7.73}$$

where $I_{\rm corr}$ is the base emitter voltage corresponding to the desired value of $I_{\rm bit}$. The output current lo is given by

$$I_O = \frac{I_{RFF}}{1 + (2/\beta)} \left(1 + \frac{V_O - V_{BE}}{V_A} \right) \tag{7.74}$$

The output resistance of this current source is r_o of Q_2 ,

$$R_o \ (= r_{o2}) \simeq \frac{V_A}{I_O} \simeq \frac{V_A}{I_{REF}}$$
 (7.75)




Figure 7.30 A simple BJT current source.

Assuming the availability of BHs with scale currents $I_s = 10^{-15}$ A, $\beta = 100$, and $\beta_s = 50$ V, design the current source circuit of Fig. $^{\circ}$ 30 to provide an output current $I_{c} = 0.5 \text{ mA}$ at $V_{ij} = 2N$ the power supply $V_{ij} = 5N$ core the values of I_{RLi} , R_{ij} and V_{Origin} . Also, find I_{ij} at

Ans. 0.497 mA, $8.71 \text{ k}\Omega$; 0.3 V, 0.53 mA

Current Steering To generate bias currents for different amplifier stages in an IC, the carrent steering approach described for MOS circuits can be applied in the bipolar case. As shown in Fig. 7.31. The de reference current $I_{\rm RFE}$ is gener-




Figure 7.31 Generation of a number of constant currents of various magnitudes

ated in the branch that consists of the diode connected transistor O resist in it is diode-connected transistor Q:

$$I_{REF} = \frac{V_{CC} + V_{EE} - V_{EB1} - V_{BE2}}{R}$$
 (7.76)


Now for simplicity, assume that all the transistors have high B and mas that the base of the are negligibly small. We will also neglect the Larry effect. The diode connected truss to the forms a current mirror with Q , thus Q , will supply a constant current I equal $\gamma \in \mathbb{R}$ sistor Q, can supply this current to any load as long as the vortage that develops at the confor does not exceed (1 = 0.3 V), otherwise () would enter the situration (c.)) To generate a document twice the value of $I_{\rm sec}$, two transistors (2) and (2) cas for sis matched to Q , are connected in parallel, and the combination forms a more (s, P) . Thus $I = 2I_{cr}$. Note that the parallel combination of Q and Q is equivalent of sistor with an FBI area double that of Q , which is precisely what is done when $l_0 \sim r_0$ is fabricated in IC form

Transistor Q_4 forms a mirror with Q, thus Q_4 provides a constant current I G_6 . I_{t+1} Note that while Q sources its current to pures of the circuit whose voltages $\{e_t\}^{t+1}$ exceed (1 03 V), Q, sinks its current from parts of the circuit whose colliss to not decrease below $(L_s + 0.3)V$. Finally, to generate a current three times L_s , times sistors Q , Q, and Q , each of which is matched to Q - are connected in parase of M , combination is placed in a mirror configuration with Q. Again, in an IC implement? Q , Q , and Q, would be replaced with a transistor having a junction area three times ut ()

Figure I 7 19 shows at Neoutput current mirror. Assuming that all transistors are marched and have finite β and ignoring the effect of finite output resistances, show that

$$I = I, \qquad -I_{\chi} = \frac{I_{REF}}{1 + (N+1)/\beta}$$

For $\beta=160$ -find the maximum number of outputs for an error not exceeding 10%



7.5 Current-Mirror Circuits with Improved Performance

Is we have seen throughout this chapter, current sources play a major role in the design of I shift fiers. The constant current source is used both in brasing and as active load. Simple trous of both MOS and bipolar current sources and more generally, current mirrors were Title it Section 14. The need to improve the characteristics of the simple sources and tors has a reacy been demonstrated. Specifically, two performance parameters need to be states of the accordes of the account is insternation of the mirror and the mapia resistance of the current source.

The residence for eall from Section 7.4 that the accuracy of the current transfer ratio suffers in the data various he first β of the BH. The output resistance, which in the simple circuits is to ited to a lot the MOSLET and the BH, also reduces accuracy and, much more seriously, Society limits the gain available from cascode amplifiers (Section 23). In this section we That MOS and bipolar current ratios with more accurate current trans er ratios and higher output resistances

O

7.5.1 Cascode MOS Mirrors

The ase of cascoding in the design of current sources was presented in Section 73.1. In a 32 shows the basic cascode current in trial. Observe that in addition to the disconnected transistor Q, which forms the basic mirror Q. Q another disdescottes transistor Q, is used to provide a suitable shall voltage for the gate of the cascode fraction Q. To determine the output resistance of the cascode mirror at the dram of Q coasts ineithat the voltages across Q and Q are constant, and thus the signal voltages in gates of Q and Q with be zero. Thus R will be that of the cascode current source time, by Q_2 and Q_3 .

 $R = g \cdot f \cdot f$

Thus, as expected cascoding tasses the output resistance of the current source by the $f(g_{m3}r_{o3})$, which is the intrinsic gain of the cascode transistor

A crawback of the cascode current mirror is that it consumes a relatively large point of the steadily shrinking supply voltage V. While the simple MOS mirror operates proposed with a voltage as low as V across is output transistor, the cascode circuit of V are requires a minimum voltage of V. This is because the gate of V is at V are so. Thus, he minimum voltage required across the output of the cascode mirror V are so. This obviously limits the signal swing at the output of the inition V is a put of the amplifier that utilizes this current source as a local. In Chapter 12 we shall still wide-swing cascode mirror.




Figure 7.32 A cascode MOS current mirror

7.20 For a cascode MOS mirror utilizing devices with k=0.5 V, $\mu_a C=3.8^{\circ}$ μ A.V. k=5 V, and k=1-3.6 μ and k=100 μ A. (ind the minimum voltage required at the output and the output resistance)

Ans. 0.95 V; 285 kΩ

752 A Bipolar Mirror with Base-Current Compensation

Ligare 7.33 shows a hipolar current mirror with a current transfer ratio that is much less β than that of the simple current mirror. The reduced dependence on β is achieved by including transistor Q, the emitter of which supplies the base currents of Q and Q. The sum of the base currents is then divided by $(\beta, \pm 1)$, resulting in a much smaller error current that has to be supplied by $I_{\rm str}$. Detailed analysis is shown in the circut diagram, it is based on the assumption that Q and Q are matched and thus have equal collector currents, I_C . A node equation at the node labeled x gives

$$I_{REF} = I_C \left[1 + \frac{2}{\beta(\beta+1)} \right]$$

Since

$$I_0 = I_C$$

the current transfer ratio of the mirror will be

$$\frac{I_O}{I_{RFF}} = \frac{1}{1 + 2/(\beta^2 + \beta)}$$

$$\approx \frac{1}{1 + 2/\beta^2} \tag{7.78}$$

in the realis that the error due to finite β has been reduced from 2 β in the simple mire or to 2 B a tremendous improvement. Infortunately, however, the output resistance remains approximately equal to that of the sin ple mirror, namely / Finally, note that if a reference current I_{acc} is not available, we simply connect node x to the power supply V_a through a resistance R. The result is a reference current given by

$$I_{REF} = \frac{V_{CC} - V_{BE1} - V_{BE3}}{R} \tag{7.79}$$




Figure 7.33 A current mirror with base-current compensation.

7.5.3 The Wilson Current Mirror

Usi upie but incenicus in idilicat on of the basic bipolar mirror results in both reducing the etadependence and increasing the output resistance. The resulting circuit, known as the Wilson




Figure 734 The discrepance of the minute (3) I have a last test to the transferred (b) determine the contract of the contract

mirror after its inventor George Wilson, an IC design engineer working for Tektronix, is shown in Fig. 7.34 a. The analysis to determine the effect of finite profithe current ratio is shown in Fig. .34(a), from which we can write

$$\frac{I}{I_{REF}} = \frac{I + \frac{2}{\beta} \beta (\beta + 1)}{I_{C} \left[1 + \left(1 + \frac{2}{\beta} \right) / (\beta + 1) \right]}$$

$$\frac{\beta \cdot 2}{\beta + 1 + \frac{\beta - 2}{\beta}} \frac{\beta \cdot 2}{\beta + 2 + \frac{2}{\beta}}$$

$$- \frac{1}{1 + \frac{2}{\beta} \beta + 2},$$

$$\frac{1}{1 + 2\beta}$$

This analysis assumes that Q and Q conduct equal collector currents. There is he is a slight problem with this assumption. The collector to emitter voltages of Q and Q not equal which introduces a current offset or a systematic error. The problem can be seen as Q and Q and Q are the systematic error.

by actions a choice connected transistor in series with the collector of Q_{-} as we shall shortly show for the MOS version.

To determine the output resistance of the Wilson mirror, we set $T_{\rm cr}=0$ and apply a test $v_{\rm crass}=0$ to the output node its shown in Fig. 7-34(b). Our purpose is to determine the current $t_{\rm r}$ and hence $R_{\rm o}$ as

$$R_o = v_s/i_s$$

Rather than repeach 2 cach transistor with its hybrid π nodel, we shall do the inalysis breetly or the circuit diagram. For this purpose, we have "pulled r—out" of each transistor and shown it separately

Observe that transistor Q -viewed as a supernoon (highlighted micolor) has a current i_1 entering it and two currents i_1 and i_2 exiting it; thus,

$$i_1 + i_2 = i_s$$

Next note that the action of expression matrix $Q = \mathcal{F}$ forces i to be approximately equal to i_1 ; thus,

$$t_2 = t_1 = t_2/2$$

therent is flows into the base of Q and thus gives rise to a collector current β_Q in the frection indicated. We are now in a position to write a node equation at the collector of Q and thus determine the current through $r = (s, r + \beta, r + r + \beta, (r + 2) + r + \beta, (r + 2$

$$-i_1\left(\frac{\beta_3}{2}+1\right)r_{o3}+i_1r_{e1}$$

$$t_x \left(\frac{\beta_x}{2} + 1\right) r_{ox} + \left(\frac{t_x}{2}\right) r_{ox}$$

Since $r_a \gg r_c$ and $\beta_i \gg 2$.

$$=\frac{\beta}{5}$$
,

and

$$R_{3} = \beta_{3} r_{c3} / 2 \tag{7.81}$$

Thus the Woon current more than an output resistance $i(\beta)$ times higher than that of the collection of the negative feedback obtained by feeding the collector current that it is a mark to the base of O. As can be seen from the above analysis, this feedback results man reasing the current through i to approximately βi , and thus the voltage α^i and the output resistance increase by the same actor, β . I mally, note that the factor $\frac{1}{2}$ is because only half of I_2 is mirrored back to the base of Q_0 .

The Wissin militar is preferred over the cascode circuit because the latter has the same spendence of plas the simple militor. However, like the cascode narror, the Wilson mirror requires an additional 1 drop for its operation, that is, for proper operation we must allow for 1 V or so across the Wilson mirror output.

7.21 For $\beta = 100$ and $r_o = 100 \text{ k}\Omega$, contrast the Wilson mirror and the simple mirror by evaluating the transfer-ratio error due to finite β , and the output resistance.

Ans. Transfer-ratio error 0.02° for Wilson compared to $100 \text{ k}\Omega$ for the simple circuit

7.5.4 The Wilson MOS Mirror

Figure 7.35(a) shows the MOS version of the Wilson mirror. Obviously there is 10.76% reduce here, and the advantage of the MOS Wilson Les in its enhanced output resistance.

To determine the output resistance of the Wilson MOS in more we see i_1 , i_2 apply a test voltage i_2 to the output node as shown in Fig. 7.85th. Our purp sees, i_2 mine the current i_2 and hence R_n as

$$R_n = v_i / t_i$$

Rather than replacing each transistor with its hybrid- τ equivalent circuit hader we sperform the analysis directly on the circuit for this purpose we have putted $r = r^{1/2}$ each transistor and shown it separately.

$$i_{d3} = g_{m3}v_{g13}$$

$$= g_{m3}(v_{g3} - v_{s3})$$

$$= g_{m3}(-i_x r_{o2} - i_x/g_{m1})$$

$$= -(g_{m3}r_{o2})i_x$$

A node equation at the drain of Q gives the current through r as $t + g_{m,k}$, $t_k - g_{m,k}$, t_k . Finally, we can express t_k as the sum of the voltage drsp t_k and the voltage t_k across Q,


$$i_x = g_{m1}r_{o2}i_1r_{o3} + v$$

$$= (g_{m3}r_{o3}r_{o2})i_1 + (i_1/g_{m1})$$

$$\approx g_{m3}r_{o3}r_{o2}i_2$$

and obtain

$$R_o = \frac{v_x}{i_x} = (g_{m3}r_{o3})r_{a2} \tag{7.82}$$



It is the Wilson MOS infror exhibits an increase of output resistance by a factor $(e^{-\gamma})$ in lent car result to the active d in the case of mirro. Here the increase in R, as demonstrated in the malysis above, is a result of the negative feedback obtained by connecting the tail of Q. It is the rate of Q. Exactly to balance the two branches of the mirror, indithus and this systematic current error resulting from the difference in V, between Q and Q, the circuit can be modified as shown in Fig. 7.35(c).

7.5.5 The Widfar Current Sources

hat mal current source current known as the Widlar current source as shown in Fig. 2.36. If -1 is from the basic current mirror circuit in an important way. A resistor R_s is included in

Named after Robert Widlar, a pioneer in analog IC design.

the emitter lead of Q_2 . Neglecting base currents we can write

$$V_{BE1} = V_T \ln\left(\frac{I_{R-1}}{I_S}\right) \tag{7.83}$$

and

$$V_{BE2} = V_T \ln \left(\frac{I_C}{I_S}\right) \tag{7.84}$$

where we have assumed that Q and Q are matched devices Combining Los (7.84) gives

$$V_{BE1} - V_{BE2} = V_T \ln\left(\frac{I_{REF}}{I_O}\right) \tag{7.85}$$

But from the circuit we see that

$$V_{BE1} = V_{BE2} + I_O R_E ag{7.861}$$

Thus,

0

$$I_O R_E = V_T \ln \left(\frac{I_{REF}}{I_O} \right) \tag{7.87}$$

The design and advantages of the Wid ar current's preclate illustrated in the texample.




Figure 7.36 The Widlar current source.

Eximple V.I

The two circuits for generating a constant current $I=10~\mu\text{A}$ shown in Fig. 7.37 operate from a 0.5 supply. Determine the values of the required resistors, assuming that V_{st} is 0.7 V at a current of -0.5 and neglecting the effect of firsts β .




Figure 7.37 Circle to example in

Solution

For the basic current-source circuit in Fig. 7.3 (a) we sho is calvalue for R to result in L=-10 j. M. At this current, the voltage drop across Q_1 will be

$$1 = -0.7 + 3 \ln \frac{10 \mu A}{1 \text{ m/s}} = 0.58 \text{ A}$$

Thus

$$P = \frac{10 - 0.88}{0.01} = 942 \text{ k}\Omega$$

For the Widlar circuit in Fig. 7.37(b) we must first decide on a suitable value, or I_k . It we select $I_{REF} = 1 \text{ mA}$, then $V_{BFI} = 0.7 \text{ V}$ and R_2 is given by

$$R = \frac{10 - 0.7}{1} - 9.5 \text{ k}\Omega$$

The other of Recorded Intermines as in Eq. (28) as follows

$$= \frac{10}{R} = \frac{10}{10.28} \times \frac{1}{10} \frac{\text{m A}}{\text{p A}}$$

$$= \frac{1}{R} = \frac{1}{10.28} \times \frac{1}{10} \frac{\text{m A}}{\text{p A}}$$

From the above example we observe that using the Wiclan circuit allows the generation of a small constant current using relatively small resistors. This is in important advantage man results in considerable savings in cup a co. In fact the calcuit of Fig. 3.37(a), requiring a 942-κΩ resistance, is totally impractical for impicinent from in IC form because of the vers high value of resistor R_1 .

Another important characteristic of the Wiela car ent source is that its output resistance above that active ed in the basic current war is due to the erruter degeneration resistance R. To determine the output resistance at its due to the erruter degeneration resistance R. To determine the output resistance of Q as connected to ground via the small resistance of the incremental voltage at the base will be small. This we can like the formula P_{ij} and adapt it for our purposes here as follows:

$$R_{\text{out}} = [1 + g_m(R_E || r_\pi)]r_o$$
 (7.88)

Thus the output resistance is nereased those by a factor that can be remained.

SVERCISE

0

7.22 Find the output resistance α (derivating two current sources designed in Sadiple 11 of $V_A = 100 \text{ V}$ and $\beta = 100$.

Ans. $10 \text{ M}\Omega$: 54 M Ω

7.6 Some Useful Transistor Pairings

The cascode configuration studied in Section 7.3 combines CS and CG MOS transis or sit.

CB hipolar transisters to great advantage. The key to the superior performance of the excombination is that the transistor pairing is done in a way that max mixes the ideal factorism minimizes the shorteomings of each of the two individual configurations. In the section present a number of other such transistor pairings. In each case the transistor pair in the configuration of the such transistor pairings and proceedings and the section of as a compound device it us the resulting amplifier may be considered as a situational.

7.6.1 The CC-CE, CD-CS, and CD CE Configurations

Figure 7.38(a) shows an amplifier formed by cascading a common of crimic follower) transistor ρ with a common emitter transistor ρ . This circuit has we advantages over the (F an phifier First, the emitter to Escentise sees the input chance by a factor equal to $(\rho+1)$. As a result, the overall voltage ram is resolved especially if the resistance of the signal source is large. Second if we have so we Chapter 9 that the CC (i) aniputer can exhibit much wider hardwidth in ρ obtained with the CE amplifier.

The MOS counterpart of the CC CE imp. fict, namely the CD CS configural shown it Fig. 7.38ch. Here since the Sampirfier alone has an infinite orpid configural sole purpose for adding the source follower stage is to it crease the implifier bands. It will be seen in Chapter 9. Finally, Fig. 7.38cc (shows the B.C.MOS version of this diffuse Compared to the hipolar circuit in Fig. 7.38cc) the B.C.MOS circuit has in the imput resistance. Compared to the MOS circuit in Fig. 7.38cb), the BiCMOS circuit typically has a higher g.,




Figure 7.38 (a) CC-CE amplifier; (b) CD-CS amplifier; (c) CD-CE amplifier.

Example 7.7

For the CC CE amplifier in Fig. 7.38(a) let $I_1 \circ I_2 = 1$ mA and assume identical transistors with $\beta = 100$. End the input resistance R_0 and the overall voltage gain obtained when the amplifier is ted with a signal source having $R_0 = 4 \text{ k}\Omega$ and loaded with a resistance $R_0 = 4 \text{ k}\Omega$. Compare the results with those obtained with a contraon-emitter amplifier operating under the same conditions. Ignore γ

Solution

At an emitter current of 1 mA, Q_1 and Q_2 have

$$g_m = 40 \text{ mA/V}$$

$$r_n = \frac{\beta}{g_m} = \frac{100}{40} = 2.5 \text{ k}\Omega$$

Example 7.7 continued




Figure 739 Circuit for Example 7.7

Referring to Fig. 7-39 we can find

$$R_{12} = (\beta + 1) + R_{11}$$

$$= 101 \cdot 0.025 + 2.5 = 255 \text{ k}\Omega$$

$$\frac{R}{R_{11} + R_{22}} = \frac{255}{255 + 4} = 0.98 \text{ V} \text{ V}$$

$$= \frac{R_{12}}{R_{11} + r_{12}} = \frac{25}{255 + 0.025} = 0.99 \text{ V} \text{ V}$$

$$= \frac{R_{12}}{R_{11} + r_{22}} = \frac{2.5}{2.5 + 0.025} = 0.99 \text{ V} \text{ V}$$

$$= \frac{R_{12}}{R_{11} + r_{22}} = \frac{2.5}{2.5 + 0.025} = 0.99 \text{ V} \text{ V}$$

I tus.

For comparison, a CE an pliffer operating under the same conditions will have

$$P_{n} = r = 2.5 \text{ k}\Omega$$

$$O_{n} = \frac{R}{R_{n} + R_{n}} (-2.7R_{n})$$

$$= \frac{2.5}{2.5 + 1} (-40 \times 4)$$

$$= -61.5 \text{ V V}$$

Repeat Example 7.7 for the (1) (Exonfiguration of Fig. 7.38). Let I=I=I=1 mA, $\beta=100$, and $k_1=8$ mAV, neglecting of both transitions Find R_0 and G when $R_1=1$ kΩ tas in Example 7.7) and $R_1=400$ kΩ. What would G of the G (Examplifier in Example 7.7 become for $R_{00}=400$ kΩ?

Ans. $R_{\rm in} = \infty$; $G_{\rm p} = -145.5$ V/V, independent of $R_{\rm s,g}$; -61.7 V/V

7.6.2 The Darlington Configuration⁶

Figure 7.40 (a) shows a popular BTT circuit known as the **Darlington configuration**. It can be thought of as a variation of the CC. CF circuit with the collector of Q connected tomat if Q. Alternatively, the **Darlington pair** can be thought of as a composite transister with $\beta = p/\beta$. It can therefore be used to implement a high performance voltage follower as illustrated in Tag. 7.40(b). Note that in this application, the circuit can be a psidered as the cascade connection of two common-collector transistors (i.e., a CC. CC configuration).

Since the transistor β depends on the dc bias current it is possible that Q_t will be peraing at a very low β , rendering the β -multiplication effect of the Durlington pair after ineffective. A simple solution to this problem is to provide a bias current for Q_t , as shown in Fig. 7.40(c)




Figure 7.40 (a) The Datington configuration (b) voltage (allower is to the Dirlington configuration (c) the Darlington follower with a bias current I supplied to Q_i to ensure that its β remains high.

Ner ed after Sidney Darl optor, a pioneer in folier design ai ditransistor circuit design

7.24 For the Darlington voltage follower in Fig. 7.40(b), show that:

$$R_{\text{in}} = (\beta_1 + 1)[r_{e1} + (\beta_2 + 1)(r_{e2} + R_E)]$$

$$R_{\text{out}} = R_E \| \left[r_{e2} + \frac{r_{e1} + [R_{\text{sig}}/(\beta_1 + 1)]}{\beta_2 + 1} \right]$$

$$\frac{v_o}{v_{\text{sig}}} = \frac{R_E}{R_E + r_{e2} + [r_{e1} + R_{\text{sig}}/(\beta_1 + 1)]/(\beta_2 + 1)}$$

Evaluate $R_{\rm in}$, $R_{\rm sig}$, and $R_{\rm sig}$ for the case $I_{\rm g,2}=5$ mA, $\beta=\beta_{\rm g}=-00$, $R_{\rm f}=-{\rm k}\Omega$ and $R_{\rm sig}=100$ k Ω .

Ans. 18.3 M Ω ; 28 Ω , 0.98 V/V

7.6.3 The CC-CB and CD-CG Configurations

Cascading an emitter follower with a common-base amplifier, as shown in Fig. 7.41 in results in a circuit with a low-frequency gain approximately equal to that of the CB but with the problem of the low input resistance of the CB solved by the buffering action of the CC stage. It will be shown in Chapter 9 that this circuit exhibits wider bandwidth than that obtained with a CF amplifier of the same gain. Note that the biasing current sources shown in Fig. 7.41(a) ensure that each of Q_1 and Q_2 is operating at a bias current I. We are rot




Figure 7.41 (a) VCC CB amplifer (b) Another version of the CC =CB c = m² × m²) implements using a pnp transistor. (c) The MOSFET version of the circuit in (a)

showing, however, how the de voltage at the base of Q_{ij} is set or the circuit that determines the de voltage at the collector of Qs. Both issues are usually looked after in the larger cir. cut of which the CC-CB amplifier is a part.

An interesting version of the CC CB configuration is shown in Fig. 7.41(b). Here the (B stage is implemented with a prip transistor. Although only one current source is now preded, observe that we also need to establish an appropriate his voltage at the base of () This circuit is part of the internal circuit of the popular 741 cp amp, which will be studied in Chapter 12

The MOSFET version of the circuit in Fig. 7.41(a) is the CD CG amplifier shown in Fig 741(c)

Example 7.8

For the CC CB amplifiers in Fig. 7.41(a) and (b) find R_{\perp} and R_{\perp} when each amplifier is fed with a signal source having a resistance R_{\perp} and a load resistance R_{\perp} is connected at the output of simplicity, neglect r

Solution

The analysis of both circuits is illustrated in Fig. 7.42. Observe that both amptifiers have the same R. and $v=v_{\mu}$. The everall voltage gain $v_{\mu}/v_{\mu\mu}$ can be found as

$$=\frac{R_{\text{in}}}{R+R},\frac{\alpha_2R_1}{2}$$

$$=\frac{R}{R}$$

$$=\frac{R}{R+R}$$

$$=\frac{R}{2}$$

$$=\frac{R}{R}$$

$$=\frac{R}{$$

Figure 7.42 Circuits for Example 7.8. (continued on fullowing page)

Example 7.8 continued




Figure 7.42 (continued)

7.25 For the anti-term. Example "N find $R_L=R_{\rm sig}=5~{\rm k}\Omega$

Ans. 5 05 kΩ; 100 V/V, 50 V/V

$$\frac{v_o}{v_i} = \frac{IR_t}{V_{OV}}$$

where R_L is a load resistance connected at the output and V_L is the overdrive college if S^*S^* .

** For I = 0.1 mA and $R_I = 20$ kΩ find if I for each of Q and Q to obtain a pair of A \

Ans. (b) W'L = 25

Summary

- Integrated-circuit fabrication technology offers the circuit
 designer many exciting opportunities, the most important
 of which is the large number of inexpensive small-area
 MOS transistors. An overriding concern for IC designers,
 however, is the minimization of chip area or "silicon real
 estate." As a result, large-valued resistors and capacitors
 are virtually absent.
- The basic gain cell of IC amplifiers is the CS (CE) amplifier with a current-source load. For an ideal current-source load (i.e., one with infinite output resistance), the transistor operates in an open-circuit fashion and thus provides the maximum gain possible, $A_{100} = -g_m r_0 = -A_0$.
- The intrinsic gain A_0 is given by $A_0 = V_A/V_T$ for a BJT and $A_0 = V_A/(V_{OV}/2)$ for a MOSFET. For a BJT, A_0 is constant independent of bias current and device dimensions. For a MOSFET, A_0 is inversely proportional to $\sqrt{I_0}$ (see Eq. 7.15)
- Simple current-source loads reduce the gain realized in the basic gain cell because of their finite output resistance (usually comparable to the value of r_a of the amplifying transistor).
- To raise the output resistance of the CS or CE transistor, we stack a CG or CB transistor on top. This is cascoding. The UG or CB transistor in the cascode passes the current $\mathbf{g}_{m1}\mathbf{v}_{r}$ provided by the US or CE transistor to the output but increases the resistance at the output from r_{o1} to $(\mathbf{g}_{m2}\mathbf{r}_{o2})\mathbf{r}_{o1}$ in the MOS case $[\mathbf{g}_{m2}(\mathbf{r}_{o1} || \mathbf{r}_{\pi2})\mathbf{r}_{o2}]$ in the bipolar case]. The maximum output resistance achieved in the bipolar case is $\beta_2\mathbf{r}_{o2}$
- A MOS cascode amplifier operating with an ideal currentsource load achieves a gain of $(g_m r_n)^2 = A_0^2$.
- To realize the full advantage of cascoding, the load currentsource must also be cascoded, in which case a gain as high as $\frac{1}{2}A_0^2$ can be obtained
- Double cascoding is possible in the MOS case only. However the large number of transistors in the stack between the power-supply rails results in the disadvantage of a severely limited output signal swing. The folded-cascode configuration helps resolve this issue.
- A CS amplifier with a resistance R_i in its source lead has an output resistance $R_o = (1 + g_m R_i) r_o$. The corresponding formula for the BIT case is $R_o = [1 + g_m (R_c || r_n)] r_o$.

- Biasing in integrated circuits utilizes current sources. As well, current sources are used as load devices. Typically an accurate and stable reference current is generated and then replicated to provide bias currents for the various amplifier stages on the chip. The heart of the current-steering circuitry utilized to perform this function is the current mirror.
- The MOS current mirror has a current transfer ratio of $(W/L)_2/(W/L)_1$. For a bipolar mirror, the ratio is
- \blacksquare Bipolar mirrors suffer from the finite β , which reduces the accuracy of the current transfer ratio
- Both bipolar and MOS mirrors of the basic type have a finite output resistance equal to r_o of the output device. Also, for proper operation, a voltage of at least 0.3 V is required across the output transistor of a simple bipolar mirror ($|V_{OI}|$ for the MOS case).
- Caseoding can be applied to current mirrors to increase their output resistances. An alternative that also solves the β problem in the bipolar case is the Wilson circuit. The MOS Wilson mirror has an output resistance of $(g_m r_o) r_o$, and the BJT version has an output resistance of $\frac{1}{2} \beta r_o$. Both the cascode and Wilson mirrors require at least 1 V or so for proper operation.
- The Widlar current source provides an area-efficient way to implement a low-valued constant-current source that also has a high output resistance.
- Preceding the CE (CS) transistor with an emitter follower (a source follower) results in increased input resistance in the BJT case and wider bandwidth in both the BJT and MOS cases
- Preceding the CB (CG) transistor with an emitter follower (a source follower) solves the low-input-resistance problem of the CB and CG configurations.
- The Darlington configuration results in an equivalent BJT with a current gain approaching β^2

Appendix 7.A Comparison of the MOSFET and the BJT

In this appeald x we present a comparison of the characteristics of the two maps occur Jevices, the MOSELL and the BIL To facilitate this company in hypical sames in important parameters of the two devices are first presented. We also discuss the parameters available with each of the two devices, such as I in the BIT and I are the MOSELT and the tride offs encountered in deciding or suitable values for the c

7 A 1 Typica Values of MOSFET Parameters

Typical values for the important parameters of NMOS and PMOS transisions tabilities number of CMOS processes are shown in Table - All Facilities is characterized to the minimum as owed channel length, I_{-} , thus to rexample in $\{\phi_{-}\}_{>0}$ to process the sign transistor has a channel length / 10 in time. The technologies presented in Table 1.4 in descending order of channel ength, with that having the shortes' channel ength hence most modern. Although the 18-um process is new obsolete, its data are included a trends in the values of various parameters. It should also be ment uned that a thought to 7. A stops at the C. In tim process by 2009 there were 90 65, and 45 nm, processes a able and processes down to 12 nm were in various stages of development. The City and the b 13-pir processes, however, remained popular in the design of analog IC. The recently announced digital ICs utilize 65 nm and 45 nm processes and pack as a six b billion transistors onto one chip. An important caution is in order regarding the factors sented in Table 7.4.1. These data do not pertain to any particular commercially is process. Accordingly, these generic data are not intended for use in an actuar leave to rather, they show trends and as we stall see help to Hustrate design tride offs as enable as to work cut design examples and problems with parameter values that its action istic as possible.

As indicated in Table 2.3.1. The frend has been to reduce the milliannam allow to nel length. This trend has been motivated by the desire to pack more transistors in a conwell as to operate at higher speeds or, in analog terms, over wider bardwidths.

Observe that the oxide thickness to seales down with the change leavilles of 27 nm for the 0.13 µm process. The 65 nm process, not shown in Table A. oxide thickness of 1.5 nm i Since the oxide capacitance () is inversely proportion of

	t × an		Latin		0 25 μm		0.18 µm		O 13 μm	
Parameter	MOS	oNtes	MON	PMOS	NMOS	PMOS	NMOS	PMOS	NMOS	PMOS
f (Ci)	15	1.		Na	ó	6	4	4	27	27
(iff., m)	2.3	2 (4	4	5.8	5.8	8.6	8.6	12.8	12.8
W (1) / (1)	-50		51 1	1.80	460	160	450	100	400	10)
CH SETTI	la.	55	190	6.5	267	93	387	86	\$11	128
5 (³ ()	11 ~	= (,	()	0.8	0.5	-0 6	0.5	-6.5	0.4	-0.4
FILE	5	1901	1.	٠ ٦	5	2.5	1.8	1.8	1.3	13
E expens	14	\$0	- 41	14	5	ř.	5	6		
(III Jim)	1 2	tr.	0.4	11.4	1.		0.37	0.33	41	

as see that Connecte ises as the technology scales down. The surface mobility precesses as the technology minimum feature size is decreased, and μ decreases faster than μ . As a result, the ratio of \mathcal{U} to \mathcal{A} , has been decreasing with each generation of technology, falling tom about 0.5 for older technologies to 0.2 or so for the newer ones. Despite the reduction of μ and μ the transconductance parameters $k' - \mu C$ and $k' = \mu C$ have been status mereasing. As a result, modern short channel devices achieve required levels of mas controls at low to exercise collages. As well, they achieve higher transconductance, a major advantage

Almorab the magnitudes of the threshold voltages 1 and 1 have been decreasing from about 0.7 (S.V. to 0.3, 0.4 V), the reduction has not been as large as that of recower supply I The latter has been reduced dramatically, from 5 V for of fer technol-This is the V to the O. sturn process (and approaching a V tor the 45 nm process). This reflection has been necessitated by the need to keep the electric fields in the smaller devices from reaching very high values. Another reason for reducing 1. Is to keep power dissipa-I in is low as possible given that the IC chip now has a much larger number of transistors

the fact that in modern short chainel CMOS processes. Le has become a much larger proportion of the power supply voltage poses a serious challenge to the circuit design engi re Recalling that I and I all I where I is the overdrive veltage to keep The reconably small of the for modern technologies is usually in the range of 0.1 V to 12.3. To appreciate this point further recall that to operate a MOSELT in the saturation regio. I must exceed 3 thus, to be able to have a number of devices stacked between the power supply rank in a regime in which I is only 18 V or lower, we need to have the as one as possible. We will shortly see however that operating at a low plan. Thus some drawbacks

At their signaturant though undesirable feature of modern deep submicron ($t_{\rm int} < 0.25~\mu {\rm m}$) (MOS rechnologies, sethat the changel length modulation effect is very pronounced. As a result, has decreased to about 5 V jum, which combined with the decreasing values of I has exercise forty voltage 1 - 1 / to become very small. Correspondingly, short channel MOSFETs exhibit low output resistances

When we study the MOSI I I high frequency' equivalent circuit model in Section 9.3 in the high frequency response of the common source in planer in Section 9.3, we will con that two major MOSELL capacitances are () and (). While C, has an overlap emponent. Consentuely an overlap expacitance. Both Contained the overlap compenent The last line at Table 7 A I provides the to realmost equal and are fenoted (to the per micron of gate width. Although the normalized C. has been staying more ess constant with the recuction in I — we will shortly see that the shorter devices of 54 much higher operating speeds and wider in philici bandwigths than the longer Horses Spec hearly, we will for example see that for a 0.25 \(\mu \text{ NIOS transistor can} \) be as high as 10 GHz

is Powerd say those as core serious as east isome Readissipating as much as 100 W. As a result, thought ferricities each research concerns what is termed power aware design

the photon so the appendix to hides in iterial on the high frequency modes and operation of both MOSTEL and the Bell. These topics are covered in Chapter 9. The enforcementally skip the appendix paragraphs dealing with these topics until Chapter 9 has been studied

edipolitic tances reall because the a neede trode overlaps the source and dring diffusions (fig.

7.A.2 Typical Values of IC BJT Parameters

Table 142 p. vides especially, less to be major parameters that close terze in circuit by ohi rans stats. Data are pro-did for day as fall rank to the differ in prothe standard old process kind as the treat office proce on the action of your cess referred to as a low collade process. For each process we show the parameter of standard our transitor are thos a fispecial type of riving as a Kilosof as a lateral pupopposed to vertical and the opposition of the American and the state of the state o that a major drawback of standard by contine the Lene of the linear on processes tracked lack of promonents as a pool of quality that of the produces Rather than it is of pays impromentation for which the other our is the most content at 150 car 1 nates nowever as should accordent trap Table " V2 the atem, of the above risk, are much interior to those of the vertical (1). Note a particular the nowel care at 23, a neigh larger value of his forward treas time of that determines the entitle in some capacitance (and necessite transfer for specific part in The and in Lance A.2) used to show that the arche gar frequency of the atera is a second of many in then that of the man transition to be read in the same process. Another in principle to between the lateral, you and thosomorphisms in fire your sistores the value of a block care. which then Available reach their naximums for the above diagreposes for an arms current is in the teas. In accompanies in action the minimal in the million per intranen On the positive side the problem of the act of the locality pay that so as as seen analog capuit de igners to come up with higher throughout the at tap de section at the migetherise of partitions cased in increase the dependence of an anomal performance. the pay We stall encourter some of these tree mease recalls later in this book


The drimatic reduction is device size achieved in the advanced low software should be evident from Table 7 A.2. A are until the scale current to another beet leave to about the circles of magnified. The we should note that the base with the first or a advanced process is on the order of 0.1 can used inputed to life a man inscribble state of 1. voltage process. Note also the dramatic increase in specificor the any vicit. The second 7 - 10 prancy school may be the rectase process. As a reset of the the npn transitions of GHz to 25 GHz, as a impared to the 300 MHz to 600 MHz, at 1000 mpm high voltage process. Atthough the Early voltage of thosphological process is a second its value in he old night votage process, a costill reasonably high at 55 V. Aromer to the the advanced process—and one that is not obvious from Table 7.A.2—is that β for the npn

	SELECT		Advanced Lov	Advanced Low-Voltage Process		
f'at also	<u> </u>	1 1		Lateral pm		
1 Le 1	,	н				
/ + X,				(
BAN	O					
i \	X.					
1 3		r. 4 ₃				
Γ)			3		
	1.76	1 7 }		4.5		
	, bł	t.j	•	× *1		
12)	7	-	1			

peaks it a collector current of 5.) to Vor so. Fin. Hy. note that as the name implies, upit transis ters I abplicated in the low voltage process break down at collector emitter voltages of S.V. versus 5 (V) or so for the high vertage process. This while circuits designed with the stan-It db in voltage process utilize power supplies of ±15 V (e.g., in commercially available opa ps or the 141 type. The total power supply voluge utilized with modern bipolar devices is Noreven 25 V to achieve compatibility with some of the submicron CMOS processes i

7.A 3 Comparison of Important Characteristics

Table 2.4.3 provides a compilation of the in-pertant characteristics of the NMOS and the politic sisters. The material is presented in a manner that facilitates comparison. In the folriving we comment on the various rems in Table 7/3/4s well a number of numerical A mass and exercises are provided to illustrate now the wealth of information in Table "As can be partie so Before proceeding in ite that the PMOS and the pup transistors can be compared in a similar way.






Table 7.A.3 continue	MEN	npm
Capacitances	$C_{g_2} = \frac{2}{3} WLC_{ox} + WL_{ox} C_{ox}$	$C_{R} = C_{dr} + C$ $C_{I_{r}} = \tau_{I_{r}} v_{m}$ $C_{R} = 2C_{R}$
	(= = M = (=	$t_{\mu} = t_{\mu} / 1 + \frac{1}{1 - \mu} $
Iransition Trequency f _t	$f_{\uparrow} = \frac{g_{ai}}{2\pi (C_{gi} + C_{gi})}$	$f_T - \frac{g_m}{2\pi(C_x + C_\mu)}$
	For $C_s \gg C_{er}$ and $C_{er} = \frac{2}{3}WLC_{er}$, $f_7 = \frac{15\mu_n V_{OV}}{2\pi L^2}$	For $C_g > C_{\mu}$ and $C_R = C_{de}$, $f_T \approx \frac{2\mu_n V_T}{2\pi W_R^2}$
Design Parameters	$I_{o}, V_{ov}, L, \frac{W}{L}$	I_C , $V_{\partial S}$, $A_{\ell}(\operatorname{or} I_S)$
1 1 1 1 1 1 1 1 1 1	Yes the trace the desired as we are store and thus the t_0 - v_{05} characteristics pass directly through the origin	No because the device is asymmetrical with an offset voltage V_{cfor} .

Operating Conditions. At the outset in ite that we shall use active mode or active region to denote both the active mode of operation of the BTL and the saturation mode of operation of the MOSFET.

The conditions for operating in the active mode are very smallar for the two devices. In explicit threshold T of the MOSTET has $T_{\rm con}$ as its implicit counterpart in the BIT Furthermore, for modern processes, $V_{\rm BF on}$ and $V_{\rm c}$ are almost equal.

Aso pinching off the channel of the MOSELL at the drain end is very similar to reverse biasing the CBL of the BIL the first makes it nearly independent of τ_0 , and the second makes l_0 nearly independent of τ_0 Note, however, that the isymmetry of the BIT results in V_{Re} and V_{RE} being unsqual, while in the soft metrical MOSELL the operative threshold voltages at the source and the drain on SiG the channel are identical (V_0) . I mally, for both the MOSEEL and the BIT to operate in heactive mode, the voltage across the device (v_0, v_0, v_0) must be at least 0.1 V to 0.3 V.

Correct Voltage Characteristics. The square law control characteristic, t_{D-ex} , in the MOSEEL should be contristed with the exponential control characteristic, t_{D-ex} of the B.I. Obviously the latter is a much more sensitive relationship, with the result that t_{ex} can have over a very wide range (five decades or more) within the same BIT. In the MOSEET, the range of t_{ex} as neved in the same device is much more limited. To appreciate this point buther consider the parabolic relationship between t_{ex} and t_{ex} , and recall from our diseasion above that v_{OV} is usually kept in a narrow range (0.1 V to 0.3 V).

Next we consider the effect of the cevice dimensions on its current. For the bipolar transition the control parameter is the area of the emitter base junction (FBJ), 4_F , which determines the scale current I. It can be varied over a relatively narrow range, such as 10 to a line while the emitter area can be used to achieve current scaling in an IC tas we can see a Section $2 \Rightarrow$ in connection with the design of current mirrors), its narrow range of variation to back its significance as a design parameter. This is particularly so if we can pare 4_F with $2 \Rightarrow$ connection with the aspect ratio 3F. MOSEL1 devices can be designed with 3F tatios in a wide range, such as 1.0 to 500. As a result, 3F is a very significant MOSEL ratios in a wide range, such as 1.0 to 500. As a result, 3F is a very significant MOSEL ratios in a wide range, such as 1.0 to 500.

design parameter local at its a sousced to cream scale to as a constant of Scale to one on the extension of the one on the extension of the one on the extension of the one of the extension of the one of the extension of the one of the extension
The channel kin, the modular country MOSEL and the base selling of the country of BIL are similarly modeled and give the form of the depend and the appearance of the appearance of the factor of pull resistance on the country of the BIL. It is taken a proper set for the source of the dimensions of the BIL. It is the MOSEL for a source of the appearance of the BIL in the MOSEL for a source of the appearance of the BIL in the MOSEL for the source of the appearance of the BIL.

The last, and perhaps most important, difference between the current of a steek of the two devices concerns the input care of norther control terms. When a trequences the gate current of the MOSELL is practically a roll and organizational to the gate is practically and are the BIL craws have a roll of a finite input to the collector current that is a property of prise and the treatment of the input control that is a property of prise and the treatment of the comparison to the MOSELL fraces it is the inferior of the opening of the state of the MOSELL fraces it is the inferior of the opening of the state of the place of the property of the state of the place of

THE REAL PROPERTY AND ADDRESS.

(a) For an NMOS transister with H/I=10 fabricated in the 0.18- μ m process whose data are given in TeV. TA 1, find the values of H, and V_{GS} required to operate the device at $I_D=100~\mu$ A. Ignore channel-length modulation

the Find V_{θ_0} for an *npn* transistor fabric ded in the row voltage process specified in 1 has -3.7% operated at $V=100~\mu$ A Igao e-base width production.

Solution

$$I = \frac{1}{2} \mu \in \mathcal{A} \xrightarrow{\mathcal{B}} I$$

Substituting $I_{\rm c} \approx 100~\mu A_{\rm c}$ B $I_{\rm c} = 10$ and from Table 7 A 1, $\mu = -387~{\rm GeV}$ S. results in

Thus,

(h)

Substituting 7 100 µA and, from Table 7/2 / 6/10 Alexes

$$A_{cr} = 0.028 \text{ in } \frac{100 + 10}{6 + 10} = 0.76 \text{ V}$$

7.A.1 of Ex NMOS transisto's Cibric sted in the 9.18 jam technology specified in Table 7.4. Into the arge of a soft ried for 1 - ranging from 0.2 Vio.0.4 V and 11.7 = 0.1 to 100. Neg eet channel. length modulation

(b) If a sore large and current is requered in an appretrainistor fabricated in the low-yo tage process. specified in Table 7.A 2, find the corresponding change in its V_{BE} .

Ans while the plant I are the formalized about 100 leth for leaving over a 4000.1 range, $\Delta V_{HE} = 207 \text{ mV}$

Low-frequency Small Signal Models. The low frequency models for the two devices generally which except of course for the finite base current thin to β) of the BIT, which s a se to it in the hybrid it model and to the unequal emitter and collector currents in the 10.4 s. (r - 1). Here it is interesting to note that the low frequency small signal models become identical if one thinks of the MOSFET as a BJT with $\beta = \infty$ ($\alpha = 1$).

To both devices, the hybrid 7 model indicates that the open-circuit voltage gain brained from 2a c to 1r an choise to collector, with the source coin tter, grounded is $-g \neq -$ It follows that it is the more man garriar in the from a single transistor of either type is a portant transistor parameter is given the name intrinsic gain and is denoted a. We will have more to say about the intrinsic gain shortly.

Alternativest melided in the MOSEF I lew frequency model shown in Table 7.4.3, the beds effect can have some high, drons for the operation of the MOSELL as an amplifier. In apple terms of the holds istristrate cas not connected to the source, it can act as a second on, for the MOSELE The voltage signal that develops between the body and the source. $x \times rise$ to a drain current component g = x, where the body transconductance $g_{\mu\nu}$ reportion a to φ , that is $|\varphi|=-2|\varphi|$, where the factor χ is in the range of 0.1 to 0.2 The body effect has no counterpart in the BJT.

The Transconductance I is the Riche transcending time or depends of on the deas contented to the all that I is a play calconstant 0.025 V at room temperature.) It to the esting to enserve that go does not depend on the geometry of the B11, and its depenterce on the LB1 are ∞ or by through the effect of the creation the total collector current $I_{\rm c}$ So the dependence of the on the is only through the feet that the determines the total mental the collector By contrast or of the MOSEL Lidepends on I., I., and W.I. steer, we use three different chut equivalent) formal is no express go of the MOSH T

The first formula given in Libit of A 3 for the MCSELT's go, is the most directly comparale will the formula for the B. I. It indicates that for the same operating current, good the MOSELL as smaller them that on the BIL. It is is because 3 = 2 is the range of 0.05 V to Is V when its two tests ones the corresponding term in he Boll's formula, namely for

The econd for mula for the MOSEFT sign indicates that for a given device treat given 17 as peoportion for a life of the Installight of the South operating the MOSFFT and the borround very differ. However, we should recall the limitations imposed on the tale of I by the times value of a Pu differently the need orobtan a reasonably high g_m constrains the designer's interest in reducing V_{OV} .

Le third en formule shows that for a given transistor trendition given B. Liven B. L In should be contrasted with the bisolar case, where z_{ij} is directly proportional to I_{ij}

Output Resistance - The output resistance for both devices is determined by similar for " is a with a ferm the estrono I, as he bias current (I) on I a. Thus, for both transistors, r_o is inversely proportional to the bias current. The difference in native and r_o is inversely proportional to the bias current. V, between the two devices has already been discussed

Intrinsic Gain. The intrinsic 2am for the BIT is the ratio of a which is the concess parameter (5.) to 100 V), and 1 which is a physical parameter (0.1.25.) of a perature. Thus It of a BIT is independent of the device june ion area and of the concurrent and its value ranges from 200 V V to \$6000 V V. The sector on in the Mostly very different. Table 7/13 provides three different, but equits alond form a as for exprthe MOSELE's intrusic gain. The first formula is the one most directly comparable to the BJT. Here, however, we note the following:

- 1. The quantity is the denon-mitter is 1 = 2, which is a descrip planned a though it is becoming smaller in designs asing short of inner contribute. still at least two to four times larger than I. I fart termore as we are seen are reasons for selecting larger values for V_{OI} .
- 2. The numerator quantity I is noth process, and device dependent, and to been steadily decreasing.

As a result, the intrinsic gain realized in a single MOScET aim, it is is the attribute. modern short channel technology is only 20 V V to 40 V V at least it order 20 to 20 lower than that for a BJT.

The third formula given or 4 ii. Table 7 \ 3 points and a very interesting fact. given process technology (1) and $u \in \mathbb{R}$ and a given device ϕ), the intrinsic . inversely proportional to 1. This is adastrated in Fig. 7.A.L. which shows a type a 1 versus the bias current / The plo confirms that the gain increases as the bias current lowered. The gain, however, levels of an very low currents. This is become Most enters the subthreshold region of operation (Section 5.1.9), where a bosonies server a for a BJI with an exponential current voltage characteristic. The intrinsic in their terms cons ant, just like that of a BJT. Note, however, that although a higher gain is achieved at lower bias currents, the price paid is a lower gm and less ability to drive capacitive loads and thus a decrease in bandwidth. This point will be further illustrated shortly




Figure 7.A.1 The ninest, car of the MOSELL cors is his irrent lo Outside the subthreshold region. this is a probable t = L' , $\mu \in \mathbb{R}^d$ if f then f = L' , $\mu \in L'$, H 26 pmc

Example 7.A.2

We wish to compare the values of g_{in} , it put resistance at the gate (base), r_i , and J_i for an NMOS transits or fabricated in the 0.25-jum technology specified in Table. A f and an iij n transistor fabricated in the low voltage technology specified in Table 2.3.2 Assume both devices are operating it a drait (collector) current of 10.0μ A. For the MOSEFT, let $I = 0.4 \mu$ m, and $V = 4 \mu$ m, and specify the required I_{ij} is

Solution

For the NMOS transistor,

$$I = \frac{1}{2} (\mu_{\eta} C_{ox}) \left(\frac{W}{L}\right) V_{OV}^{2}$$

$$100 = \frac{1}{2} \times 267 \times \frac{4}{0.4} \times V_{OV}^{2}$$

Thus,

$$V_{OV} = 0.27 \text{ V}$$

$$g_{ij} = \sqrt{2(u \text{ C}_{ij})^{2}} \frac{W'}{l} l$$

$$= \sqrt{2 \times 267 \times 10 \times 100} = 0.73 \text{ mA/V}$$

$$R_{ij} = \frac{1}{l} \frac{5 + 0.4}{0.1} = 20 \text{ k}\Omega$$

$$A_{ij} = g_{ij}r_{ij} = 0.73 \times 20 = 14.6 \text{ V/V}$$

For the npn transistor,

$$g_{xx} = \frac{I_C}{F_f} = \frac{0.1 \text{ mA}}{0.025 \text{ N}} = 4 \text{ mA/V}$$

$$R_{xx} = r_R = \beta_0 / g_R = \frac{100}{4 \text{ mA/V}} = 25 \text{ kΩ}$$

$$r_x = \frac{I_A'}{I_C} = \frac{35}{0.1 \text{ mA}} = 350 \text{ kΩ}$$

$$A_0 = g_m r_o = 4 \times 350 = 1400 \text{ V/V}$$

High-Frequency Operation The simplified high frequency equivalent circuits for he MOSFET and the BJT are very similar and so are the formulas for determining their unity gain frequency calso called transition frequency / As we shall demonstrate to Chapter 9 f is a measure of the ntrinsa bandwidth of the transistor itself and does rariant into account the effects of capacitive loads. We address the issue of capacitive loads shoul For the time being, note the striking sumainty between the approximate formulas given a Table 7 A 3 for the value of foot the two devices. In both cases for inversely proportion to the square of the critical dimension of the device, the channel length for the MOSI Fra dibase width for the BTT. These formulas also clearly indicate that shorter-channel MOSFETS and narrower-base BJTs are inherently capable of a wider bandwidth of operation It says important to note that while for the BIT the approximate expression for to indicites that it entirely process determined, the corresponding expression for the MOSELT shows that i is proportional to the overdrive voltage I . Thus we have conflicting requirements on I While a higher low-frequency gair is achieved by operating at a low E., wider bandwig. requires an increase in I. Therefore the selection of a value for I., any lives amon, other considerations, a trade-off between gain and bandwidth.

For npn transistors fabricated in the modern low voltage process, t is in the ring, σ 10 GHz to 20 GHz as compared to the 400 MHz to 600 MHz obtained with the standard fig. voltage process. In the MOS case, NMOS transistors fabricated in a modern subnocio technology, such as the 0.18 µm process, achieve f values in the range of 5 GHz to 5 GHz.

Before leaving the subject of high frequency operation, let's look into the effect it capacitive load on the bandwidth of the common source (common emit er) art path. I rethis purpose we shall assume that the frequencies of interest are much lower than to the transistor. Hence we shall not take the transistor capacitances into account. Figure: 4.1. shows a common-source amplifier with a capacitive lead. (The voitage gain from zate drain can be found as follows:

$$V_{o} = -g_{m} V_{gs} (r_{o} || C_{L})$$

$$= -g_{m} V_{gs} \frac{r_{o} \frac{1}{sC_{L}}}{r_{o} + \frac{1}{sC_{L}}}$$

$$A_{\tau} = \frac{V_{o}}{V_{o}} = -\frac{g_{m} r_{o}}{1 + sC_{L}}$$
(7.A.1)

Thus the gain has, as expected, a low frequency value of \$2,7 - 1 and a frequency response of the single time constant (STC) low pass type with a break (pole) frequency a

$$\omega_P = \frac{1}{C_L r_0} \tag{7.4.2}$$

Obviously this pole is formed by r_i and C_i . A sketch of the magnitude of gain versus fre quency is shown in Fig. 7 A 2(b). We observe that the gain crosses the 0 dB line at frequency (0),

$$\omega = A_0 \omega_P = (g_m r_o) \frac{1}{C_L r_o}$$

Although the reason is beyond our capabilities at this stage if of MOSEF Is that have very short of nels varies inversely with I rather than with I




Figure 2.A.2 Frequency response of a CS amplifier Daded with a capacitance to and fed with an ideal voltage source. It is assumed that the translator is operating at frequencies much lower than to and this the internal capacitances are not taken into account.

Thus,

$$\omega = \frac{g_0}{C}$$

That is, the unity-gain frequency or equivalently the gain-bandwidth product ω_r is no ratio of g_m and C. We thus clearly see that for a given capacitive load C, a larger gain-bandwidth product is achieved by operating the MOSELT at a higher g_m . Identical analysis and conclusions apply to the case of the BIT. In each case, bandwidth increases as bias current is increased.

Design Parameters. For the BJT there are three design parameters I, V_{eff} , and I_{eff} for, equivalently, the area of the emitter base junction)—and the designer can select any two. However, since I_{C} is exponentially related to I_{BI} and S rely sensitive to the

The unity-gain frequency and the good bands with product of an impatient to the same when the frequency tesponse is of the single-pole type, otherwise the two parameters may if fler.

value of I., (I'), changes by only 60 mV for a factor of 10 change in I, 1, I is man more useful than I, as a design parameter. As mentioned earlier, the utility of the lb. area as a design parameter is rather aimited because of the narrow range over which f can vary. It follows that for the BIT there is only one effective design parameter it. collector current I. Finally note that we have not considered. I to be a design parameter since its effect on I is only secondary. Of course, as we learned in Chapter 6. 1. affects that output-signal swing.

For the MOSFET there are four design parameters I, V, I, and W and Wdesigner can select any three. For analog circuit applications, the trade off in selecting a value for L is between the higher speed of operation (wider amplifier bandwidth) obtained. lower values of L and the higher intrinsic gain obtained at larger values of L Usual vir. selects an L of about 25% to 50% greater than L_{\min} .

The second design parameter is I . We have already made numerous remarks about the effect of the value of 1 on performance. Usually, for submicron technologies, 1 30 selected in the range of 0.1 V to 0.3 V.

Once values for L and L have been selected, the designer is left with the selection of the value of I_{-} or B_{-} cor, equivalently, $B_{-}I_{-}$. For a given process and for the selectes values of I and I = I is proportional to H(I). It is important to note that the choice is L. or, equivalently of H. I has no bearing on the value of intrinsic gain 4, and the masition frequency t. However, it affects the value of g., and hence the gain bandwilli product. Figure 7.A.3 illustrates this point by showing how the gain of a common source amplifier operated at a constant 1 - varies with 1 - or equivalently 11 L). Note that while the de gain remains unchanged, increasing B. L. and, correspondingly, L. increase it, bandwidth proportionally. This, however, assumes that the load capacitance (1846) affected by the device size, an assumption that may not be entirely justified in six Cases




Figure 7.A.3 Increasing L or B L increases the bandwidth of a MOSFET amplifier operated at a constant Fig. and loaded by a constant capacitance (

Example 7.A.3

In this example we investigate the gain and the high-frequency response of an npn transistor and an NMOS transistor. For the npn transistor, assume that it is fabricated in the low-voltage process specified in Table 7.A.2, and assume that C_{μ} $C_{\mu c}$ For $I_{C} = 10~\mu A$, $100~\mu A$, and 1 mA, find g_{m} , r, A_{b} , C_{h} , C_{μ} , C_{μ} , C_{μ} , and I_{T} . Also, for each value of I_{C} , find the gain bandwidth product f of a common-emitter amplifier loaded by a 1-pF capacitance, neglecting the internal capacitances of the transistor. For the NMOS transistor, assume that it is fabricated in the 0-25- μ m CMOS process with $L=0.4~\mu$ m. Let the transistor be operated at $I_{CB}=0.25~V$. Find WL that is required to obtain $I_{D}=10~\mu A$, $100~\mu A$, and 1 mA. At each value of I_{CB} , find g_{m} , r, A_{c} , C_{cd} , and f_{T} . Also, for each value of I_{D} , determine the gain-bandwidth product f of a common-source amplifier loaded by a 1-pF capacitance, neglecting the internal capacitances of the transistor.

Solution

For the npn transistor,

$$g_{m} = \frac{l_{C}}{V_{T}} = \frac{l_{C}}{0.025} = 40I_{C} \text{ A/V}$$

$$r = \frac{1}{l^{2}} - \frac{35}{l} \Omega$$

$$A_{0} = \frac{V_{A}}{V_{T}} = \frac{35}{0.025} = 1400 \text{ V/V}$$

$$C_{1} = t_{I}g_{m} = 10 \times 10^{-3} \times 40I_{L} = 0.4 \times 10^{-3}I_{L} \text{ F}$$

$$C_{1c} = 2C_{1c0} = 10 \text{ fF}$$

$$C_{\pi} = C_{de} + C_{1e}$$

$$C_{\mu} = C_{\mu 0} = 5 \text{ fF}$$

$$f_{T} = \frac{g_{m}}{2\pi(C_{\pi} + C_{\mu})}$$

$$f = \frac{g_{m}}{2\pi(C_{\pi} + C_{\mu})} = \frac{g_{m}}{2\pi \times 1 \times 10^{-12}}$$

We thus obtain the following results

1	g (mA/V)	$r_o(k\Omega)$	4 (\$\delta\$)	Chatte C	(tE)	C ₇ (H)	C_{σ} (1F)	$f_T(\mathrm{GHz})$	f, (MHz)
10 μΑ	0.4	3500	1400	4	10	14	5	3,4	64
100 μΑ	4	350	[400	40	10	50	5	11.6	640
l mA	40	35	14(8)	400	10	410	5	15.3	6400

For the NMOS transistor,

$$I_{\perp} = \frac{1}{2}\mu_n C_{\perp} \frac{W}{L} V_{col}^2$$
$$= \frac{1}{2} \times 267 \times \frac{W}{L} \times \frac{1}{16}$$

Example 7.A.3 continued

Thus.

$$\frac{W}{L} = 0.12I_{D}$$

$$g_{m} = \frac{I_{D}}{V_{OV}/2} = \frac{I_{D}}{0.25/2} = 8I_{D} \text{ A/V}$$

$$r_{o} = \frac{V_{A}'L}{I_{D}} = \frac{5 \times 0.4}{I_{D}} = \frac{2}{I_{D}}\Omega$$

$$A_{0} = g_{m}r_{o} = 16 \text{ V/V}$$

$$C_{gs} = \frac{2}{3}WLC_{ox} + C_{ov} = \frac{2}{3}W \times 0.4 \times 5.8 + 0.6W$$

$$C_{gd} = C_{ov} = 0.6W$$

$$f_{T} = \frac{g_{m}}{2\pi(C_{gs} + C_{gd})}$$

$$f_{l} = \frac{g_{m}}{2\pi C_{l}}$$

We thus obtain the following results:

Ι,,	B /	e. (m4 V)	$\gamma_{\rm c}(k\Omega)$	4 (1/1/1)	C_g , (fF)	C_{gd} (fF)	f_T (GHz)	f_{i} (MHz)
10 µA	1.2	0.08	200	16	1.03	0.29	9.7	127
100 μA	12	0.8	20	16	10.3	2.9	9.7	127
1 mA	120	8	2	16	103	29	9.7	1270

Find I. g., i. f., C. and t for an NMOS transistor fabricated in the 0.5-jim (MOS technology specified in Table 7.4.1 Let $I=0.5 \, \mu \text{m}$, $W=5 \, \mu \text{m}$, and $V_{OV}=0.3 \, \text{V}$. Ans. 85 5 μA 0 57 mA V, 66 7 kΩ, 3 N V V, 5.3 fF; 2 fF, 8.8 GHz

7.A.4 Combining MOS and Bipolar Transistors—BICMOS Circuits

From the discussion above it should be evident that the BJT has the advantage over the MOSFET of a much higher transconductance (g,) at the same value of de bias of tell Thus, in addition to realizing higher voltage gains per amplifier stage, hipotat triusisor amplifiers have superior high frequency performance compared to their MOS counterpass

On the other hand, the practically infinite input resistance at the gate of a MOSEL makes it possible to design amplifiers with extremely high input resistances and an arraiszero input bias current. Also, as mentioned earlier, the MOSIEI provides an excellent in plementation of a switch, a fact that has made CMOS technology capable of realizing a nest of analog circuit functions that are not possible with bipolar transistors

It can this be seen that each of the two transistor types has its own distinct and unique attentie's. Bipolar technology has been extremely useful in the design of very high quality general purpose circuit building blocks, such as op amps. On the other hand, CMOS, with its very high packing density and its su tability for both digital and analog circuits, has become the technology of choice for the implementation of very large scale integrated circuits. Neverthe as the performance of CMOS circuits can be improved if the designer has available for the same chips bipolar transistors that can be employed in functions that require their high go and excessint carrent driving capability. A technology that allows the fabrication of high quality pipelar transistors on the same chip as CMOS circuits is apily called BiCMOS. At appropriate locations inrough out this book we present interesting and useful Bit MOS circuit blocks.

7 A.5 Validity of the Square-Law MOSFET Model

We conclude this appendix with a comment on the validity of the simple square law model we have seen using to describe the operation of the MOS transistor. While this simple medal works well for devices with relatively long channels (>1 μm), it does not provide an accurate representation of the operation of short channel devices. This is because a number o paysical phenomena come into play in these submicron devices, resulting in what are called short channel effects. Although a detailed study of short-channel effects is beyond the scope of this book, it should be mentioned that MOSILI models have been developed that take these effects into account. However, they are understandably quite con plex and do not lend tremselves to hand analysis of the type needed to develop insight into circuit opertion. Rather these models are suitable for computer singulation and are indeed used in SPICE (Appendix B). For quick, manual analysis, however, we will continue to use the square-law model, which is the basis for the comparison of Table 7.A.3.

PROBLEMS

Computer Simulation Problems

Problems identified by this icon are intended to demonstrate the value of using SPICE simulation to verify hand analysis and design, and to investigate important issues such as allowable signal swing and amphilier nonlinear distortion. Instructions to assist in setting up PSpice and Multism simulations for all the indicated problems can be found in the corresponding files on the disc. Note that if a particular parameter value is not specified in the problem statement, you are to make a reasonable assumption

* difficult problem; ** more difficult. *** very challenging and/or time-consuming; D. design problem.

Section 7.2: The Basic Gain Cell

7.1 Find g_m , r_n , r_o , and A_0 for the CE amplifier of Fig. 7.1(b) when operated at $I = 10 \mu A$, $100 \mu A$, and 1 mA. Assume $\beta = 100$ and remains constant as I is varied, and that $V_{\star}=10$ V. Present your results in a table.

7.2 Consider the CE amplifiers of Fig. 7.1(b) for the case of I = 1 mA, $\beta = 100$, and $V_4 = 100 \text{ V}$ Find R_0 , A_{yo} , and R_o . If it is required to raise R_{in} by a factor of 4 by changing I. what value of I is required, assuming that β remains unchanged? What are the new values of A_{vo} and R_o ? If the amplifier is fed with a signal source having $R_{\rm SIE} = 5~{\rm k}\Omega$ and is connected to a load of $100-k\Omega$ resistance, find the overall voltage gain. vo/v

7.3 Find the intrinsic gain of an NMOS transistor fabricated in a process for which $k_n^j = 200 \, \mu\text{A/V}^2$ and $V_A' = 20 \, \text{V} \, \mu\text{m}$. The transistor has a 0.5-µm channel length and is operated at $V_{OP} = 0.25 \text{ V.}$ If a 2-mA/V transconductance is required, what must I_D and W be?

- 7.4 An NMOS transistor fabricated in a certain process is found to have an intrinsic gain of 80 V/V when operated at an I_D of 100 μ A. Find the intrinsic gain for $I_D=25~\mu$ A and $I_D=400~\mu$ A. For each of these currents, find the factor by which g_m changes from its value at $I_D=100~\mu$ A
- **D 7.5** Consider an NMOS transistor fabricated in a 0.18- μ m technology for which $k'_n = 387 \,\mu$ A/V² and $V'_4 = 5 \,\text{V.}\mu$ m It is required to obtain an intrinsic gain of 25 V/V and a g_m of 1 mA/V. Using $V_{OV} = 0.2 \,\text{V.}$, find the required values of L, W/L, and the bias current L.
- **D 7.6** Sketch the circuit for a current-source-loaded CS amplifier that uses a PMOS transistor for the amplifying device. Assume the availability of a single ± 1.8 -V dc supply. If the transistor is operated with $|V_{OF}|=0.3$ V, what is the highest instantaneous voltage allowed at the drain?
- **D 7.7** An NMOS transistor is fabricated in the 0.18- μ m process whose parameters are given in Table 7.A.1 on page 554. The device has a channel length twice the minimum and is operated at $V_{OV}=0.25$ V and $I_D=10$ μ A.
- (a) What values of g_{mi} r_{o} , and A_{0} are obtained?
- (b) If I_D is increased to 100 μ A, what do V_{OV} , g_m , r_o , and A_0 become?
- (c) If the device is redesigned with a new value of W so that it operates at $V_{O1} = 0.25$ V for $I_D = 100$ μ A, what do g_m , r_0 , and A_0 become?
- (d) If the redesigned device in (c) is operated at 10 μ A, find V_{OI} , g_m , r_o , and A_0 .
- (e) Which designs and operating conditions produce the lowest and highest values of A_0 ? What are these values? In each of these two cases, if WL is held at the same value but L is made 10 times of L is what g is result?
- **D** 7.8 Find 1 for an NMOS transistor fabricated in a CMOS process for which $k_n'=200~\mu\text{A/V}^2$ and $V_A''=20~\text{V/}\mu\text{m}$. The transistor has a 0.4- μ m channel length and is operated with an overance voltage of t_0 SMOS transistor to operate at $I_D=100~\mu\text{A}$? Also, find the values of Z_0 , and Z_0 Repeat for $Z_0=0.8~\mu\text{m}$
- D 7.9 Using a CMOS technology for which κ₁ = 200 μ 4 V and κ₂ = 20 V μm, do 20 α further source louded CS implifier for operation in the Se μ V on the μ = 0.2 V. The implifier in to have in openior cast is freed paint of 100 V. Assume that the current source the disciplinal flat.
- **D 7 10** The creating Fig. 23 is a stable and process for what $\mu \in (2\mu) = 200 \text{ meV} = 17 = 17$. 20 V and $\mu = 2.5 \text{ V}$. The two transitions take t = 5 pm and at the beoperated at t = 100 per M at t = 100 per M and t = 100 per M at t = 100 per M and t = 100 per M at t = 100 per M and t = 100 per M at t = 100 per M and $t = 100 \text{$

- **D 7.11** The circuit in Fig. 7.3(a) is fabricated in a 0.18-tim CMOS—technology—for—which $\mu_n C_{ox} = 387 \,\mu\text{A/V}^2$, $\mu_p C_{ox} = 86 \,\mu\text{A/V}^2$, $V_{in} = -V_{ip} = 0.5 \,\text{V}$, $V'_{4n} = 5 \,\text{V/}\mu\text{m}$, $V''_{4n} = 6 \,\text{V/}\mu\text{m}$, and $V'_{DD} = 1.8 \,\text{V}$. It is required to design the circuit to obtain a voltage gain $A_n = -40 \,\text{V/V}$. Use devices of equal length L operating at $I = 100 \,\mu\text{A}$ and $V'_{DV} = 0.2 \,\text{V}$. Determine the required values of V_G , L, $(W/L)_0$, and $(W/L)_2$.
- 7.12 Figure P7.12 shows an IC MOS amplifier formed by cascada r_0 two common scales. States Assume a new V_{4n} = $|V_{4p}|$ and that the biasing current sources have output resistances equal to those of Q_1 and Q_2 , find an expression for the overall voltage gain in terms of g_m and r_o of Q_1 and Q_2 .




Figure P7.12

•7.13 The NMOS transistor in the circuit of Fig. P7.13 has $V_1 = 0.5 \text{ V}$, $k'_n W/L = 2 \text{ mA/V}^2$, and $V_A = 20 \text{ V}$




Figure P7.13

(a) Neglecting the dc current in the feedback network and the effect of r_o , find V_{GS} . Then find the dc current in the feedback network and V_{DS} . Verify that you were justified in neglecting the current in the feedback network when you found V_{GS}

(b) Find the small-signal voltage gain, v_a/v_i . What is the peak of the largest output sinewave signal that is possible while the NMOS transistor remains in saturation? What is the corresponding input signal?

(e) Find the small-signa input resistance R_{in} .

- **D 7.14** Consider the CMOS amplifier of Fig. 7.4(a) when tabricated with a process for which $k'_n = 2.5 \, k'_p = 250 \, \mu \text{A/V}^2$, $|V_c| = 0.6 \, \text{V}$, and $|V_A| = 10 \, \text{V}$. Find I_{RM} and $(W/L)_1$ to strain a voltage gain of -40 V/V and an output resistance of 100 kΩ If Q_c , and Q_c are to be operated at the same overdrive voltage as Q_1 , what must their W/L ratios be?
- 7.15 Consider the CMOS amplifier analyzed in Example 7.3 If v_t consists of a dc bias component on which is superimposed a sinusoidal signal, find the value of the dc component that will result in the maximum possible signal awing at the output with almost linear operation. What is the amplifier would have a feedback circuit that causes it to operate at a point near the middle of its linear region.)
- 7.16 The power supply of the CMOS amplifier analyzed in Example 7.3 is increased to 5 V. What will the extent of the linear region at the output become?
- *7.17 Consider the circuit shown in Fig. 7.4(a), using a 3.3-V supply and transistors for which $|V_i| = 0.8 \text{ V}$ and $L = 1 \,\mu\text{m}$. For Q_i , $k_i' = 100 \,\mu\text{A/V}^2$, $|V_i| = 100 \,\text{V}$, and $|W| = 20 \,\mu\text{m}$. For Q_2 and Q_3 , $|k_p'| = 50 \,\mu\text{A/V}^2$ and $|V_3| = 50 \,\text{V}$. For Q_3 , $|W| = 40 \,\mu\text{m}$ For Q_3 , $|W| = 10 \,\mu\text{m}$
- tat If Q_1 is to be biased at 100 μ A, find I_{RPP} . For simplicity, ignore the effect of V_A
- (b) What are the extreme values of v_0 for which Q and Q_2 just remain in saturation?
- (c) What is the large-signal voltage gain?
- (d) Find the slope of the transfer characteristic at = -
- (e) For operation as a small-signal amplifier around a bias poin, at $v_C = V_{DD}/2$, find the small-signal voltage gain and output resistance
- **7.18 The MOSFETs in the circuit of Fig. P7.18 are matched, having $k'_n(W/L)_1 = k'_n(W/L)_2 = 1 \text{ mA/V}^2$ and $|V_i| = 0.5 \text{ V}$. The resistance $R = 1 \text{ M}\Omega$.
- (a) For G and D open, what are the frain currents I_{D1} and I_{C1}
- (b) For $r_0 = \infty$, what is the voltage gain of the amplifier from G to D7 [Hint: Replace the transisters with their small-signal models]
- (c) For finite $r_o(|Y_4| = 20 \text{ V})$, what is the voltage gain from G to D and the input resistance at G?

- (d) If G is driven (through a large coupling capacitor) from a source $v_{\rm sig}$ having a resistance of 100 k Ω , find the voltage $e^{-i\alpha}$
- (c) For what range of output signals do Q_1 and Q_2 remain in the saturation region?




Figure P7.18

7.19 Transistor Q_1 in the circuit of Fig. P7.19 is operating as a CE amplifier with an active load provided by transistor Q_2 , which is the output transistor in a current mirror formed by Q_2 and Q_3 . (Note that the biasing arrangement for Q_1 is not shown.)




Figure P7.19

- (a) Neglecting the finite base currents of Q_2 and Q_3 and assuming that their $V_{BE} = 0.7 \text{ V}$ and that Q_2 has five times the area of Q_3 , find the value of I.
- (b) It Q_i and Q_i are specified to have $|V_4| = 50 \text{ V}$, find r_{a1} and r_{a2} and hence the total resistance at the collector of Q_i .
- (c) Find r_{g1} and g_{g1} assuming that $\beta_1 = 50$.
- (d) Find R_{ms} A_{m} and R_{o} .

Section 7.3: The Cascode Amplifier

D 7.21 In a MOS cascode amplifier, the cascode transistor is required to raise the output resistance by a factor of 40. If the transistor is operated at $V_{OV}=0.2$ V, what must its V_A be? If the process technology specifies V_A' as 5 V/ μ m, what channel length must the transistor have?

D 7.22 For a cascode current source such as that in Fig. 7.10, show that if the two transistors are identical, the current I supplied by the current source in dithe cutput resistor R is related by $IR = 2.1 \pm 1.2 \pm$

D°7.23 For a cascode current source, such as that in Fig 7.10, show that if the two transistors are identical, the current I

supplied by the current source and the output resistance R, are related by

$$s = \frac{1}{|V_{OI}|} I$$

Now consider the case of a 0.18- μ m technology for which $|V_4'| = 5$ V/ μ m and let the transistors be operated at $|V_{OV}| = 0.2$ V. Find the figure-of-merit IR_n for the three cases of L equal to the minimum channel length, twice the minimum, and three times the minimum. Complete the entries of the table at the bottom of the page. Give WL and the area MI in terms of n. In the table, A denotes the gain obtained in a case code amplifier such as that in Fig. 7.11 that utilizes our current source as load and which has the same values of g_m and R_n as the current-source transistors.


(a) For each current value, what is price paid for the increase in R_{α} and A_{α} obtained as L is increased?

(b) For each value of L, what advantage is obtained as l is increased, and what is the price paid?

(c) Contrast the performance obtained from the circuit with the largest area with that obtained from the circuit with the smallest area.

D 7.24 Design the cascode amplifier of Fig. 7.9(a) to obtain $g_{m1} = 1$ mA/V and $R_0 = 400$ kΩ. Use a 0.18-µm technology for which $V_{in} = 0.5$ V, $V_A' = 5$ V/µm and $k_n' = 400$ μA/V. Determine L, W/L, V_{i+2} , and L. Use identical transitors operated at $V_{O1} = 0.2$ V, and design for the maximum possible negative signal swing at the output. What is the value of the minimum permitted output voltage?

7.25 The cascode amplifier of Fig. 7.11 is operated at a carrent of 0.1 mA with all devices operating at $|V_{OP}| = 0.25 \text{ V}$



All devices have $|V_A| = 4$ V. Find g_{m1} , the output resistance of the amplifier, R_{on} , the output resistance of the current source, R_{oj} , the overall output resistance, R_o , and the voltage gain, A_i

D 7.26 Design the CMOS cascode an philier in Fig. 7.11 for the following specifications: $g_{m1} = 2$ mA/V and $A_n = -200$ V/V. Assume that for the available fabrication process, $|V_A''| = 5$ V/ μ m for both NMOS and PMOS devices and that $|\mu_r C_{rv}| = 4$ $|\mu_r C_{rv}| = 400$ $|\mu$ A/V. Use the same channel length L for all devices and operate all four devices at $|V_{OV}| = 0.2$ V. Determine the required channel length L, the bias current L, and the W/L ratio for each of four transistors. Assume that suitable bias voltages have been chosen, and neglect the Early effect in determining the W/L ratios.

D 7.27 Design the circuit of Fig. 7.10 to provide an output current of $100 \, \mu A$. Use $V_{DD} = 3.3 \, \text{V}$, and assume the PMOS transistors to have $H_p C_{co} = 60 \, \mu A/V$. $V_{tp} = -0.8 \, \text{V}$, and $|V_4| = 5 \, \text{V}$. The current source is to have the widest possible signal swing at its output. Design for $|V_{DF}| = 0.2 \, \text{V}$, and specify the values of the transistor W/L ratios and of $|V_{co}|$ and $|V_{co}|$. What is the highest allowable voltage at the output? What is the value of $|V_{co}| = 0.2 \, \text{V}$.

7.28 The cascode transistor can be thought of as providing a "shield" for the input transistor from the voltage variations at the output. In quantify this "shielding" property of the cascode, consider the situation in Fig. P7.28. Here we have grounded the input terminal (i.e., reduced v to zero), applied a small change v_e to the output node, and denoted the voltage change that results at the drain of Q by v. By what factor is v smaller than v_e ?




Figure 97.28

*7.29 In this problem we investigate whether, as an alternative to cascoding, we can simply increase the channel length L of the CS MOSFET Specifically, we wish to compare the two cacuts shown in Fig. P7.29(b) and (c). The circuit in Fig. P7.29(b) is a CS amplifier in which the channel length has been quadrupled relative to that of the original CS amplifier in Fig. P7.29(a) while the drain bias current has been kept constant.




Figure P7.29

(a) Show that for this circuit V_{01} , is double that of the ongular circuit, g_{π} is half that of the original circuit, and A_0 is double that of the original circuit.

(b) Compare these values to those of the cascode circuit in Fig. P7.29(c), which is operating at the same bias current and has the same minimum voltage requirement at the drain as in the circuit of Fig. P7.29(b).

7.30 Consider the cascode amplifier of Fig. 7.11 with the decomponent at the input $V_I = 0.8 \text{ V}$, $V_{G2} = 1.2 \text{ V}$, $V_{G3} = 1.3 \text{ V}$, $V_{G4} = 1.7 \text{ V}$, and $V_{DD} = 2.5 \text{ V}$. If all devices are matched, that is $k_{n1} = k_{n2} = k_{p3} = k_{p4}$, and $k_{nN} = \exp(k_{n1} - k_{n2})$ of 0.5 V, what is the overdrive veltage at which the four transistors are operating? What is the allowable voltage range at the output?

7.31 Figure P7.31 shows a CG transistor fed with a signal source $(v_{\rm og},R_{\rm og})$ and loaded with a resistance R_t .

(a) Find R_m.

(b) Noting that the current through R_L is equal to the input current i, find an expression for the overall voltage gain v_0 / v_{MK} .

(c) Determine the values of R_{in} and v_0 / v_{sig} for the case of $R_2 = r_0 = 10 \text{ k}\Omega$, $A_0 = 20$, and $R_{sig} = 1 \text{ k}\Omega$.




Figure P7.31

- 7.32 The CG transistor in Fig. P7.31 can be replaced by an equivalent circuit consisting of a controlled-source $G_m v_{sig}$ and an output resistance R_o , as shown in Fig. P7.32. Here G_m is the short-circuit transconductance. Its value can be determined by short-circuiting d to ground, finding the value of i, and dividing it by v_{sig} . The value of R_o is that of a CG transistor with a resistance R_{sig} in its source (Refer to Fig. 7.13).
- (a) Find expressions for G_m and R_o . (b) For the case $R_t = r_o = 10 \text{ k}\Omega$, $g_m r_o = 20$, and $R_{\text{sig}} = 1 \text{ k}\Omega$, find G_m , R_o , and v_o/v_{sig} .




Figure P732

- Co transistors that have $W/L = 5.4 \,\mu\text{m}/0.36 \,\mu\text{m}$ and biased at $I = 0.2 \,\text{mA}$. The Tabrication process has $\mu_n C_{ox} = 4$, $\mu_p C_{ox} = 400 \,\mu\text{A} \,\text{V}$ and $V_d' = 5 \,\text{V}/\mu\text{m}$. At what value of R_L does the gain become 100 V/V? What is the voltage gain of the common-source stage?
- 7 34 The purpose of this problem is to investigate the signal currents and voltages at various points throughout a cascode amplifier circuit. Knowledge of this signa, distribution is versuseful in designing the circuit so as to allow for the required signal swings. Figure P7.34 shows a CMOS cascode amplifier.

with all de voltages replaced with signal grounds. As well, we have explicitly shown the resistance r_o of each of the four transistors. For simplicity, we are assuming that the four transistors have the same g_m and r_o . The amplifier is fed with a signal v_i .

- (a) Determine R_1 , R_2 , and R
- (b) Determine t_1 , t_2 , t_3 , t_4 , t_5 , t_6 , and t_7 , all in terms of v_4 .
- (c) Determine v_1 , v_2 , and v_3 , all in terms of v_4 .
- (d) If v_i is a 5-mV peak sine wave and $g_m r_o = 20$, sketch and clearly label the waveforms of v_1, v_2 , and v_3 .




Figure F734

7.35 Figure P7.35 shows a CS amplifier with a resistance R_n in the source lead and with the drain short-circuited to ground. Determine the short-circuit transconductance G_m . Hence provide the output equivalent circuit of the source-degenerated CS amplifier, and show that the open-circuit voltage gain $\frac{1}{2} = \frac{1}{10}$




Figure P7.35

7.36 A CS amplifier operating with a g_m of 2 mAV and naving $r_o = 20 \text{ k}\Omega$ has a 2-k Ω resistance R_s connected in its source lead. Find the output resistance R_o . Recalling that the open-circuit voltage gain remains unchanged at A_0 , find the gain obtained with $R_L = 100 \text{ k}\Omega$.

D 7.37 Design the double-case ode current source shown in Fig P7.37 to provide I=0.1 mA and the argest possible signal swing at the output; that is, design for the minimum allowable voltage across each transistor. The 0.18-jum CMOS fabrication in cess available has $V_{ip}=-0.5$ V, $V_A''=-6$ V/jum, and $u_{ij}=100$ µA/V² Use devices with L=0.5 µm, and operate at $|V_{Oi}|=0.2$ V. Specify $|V_{G1}|$, $|V_{G2}|$, $|V_{G3}|$, and the W/L ratios of the transistors. What is the value of R_{ij} achieved?

7.38 Figure P7.38 shows a folded-cascode CMOS amplifier utilizing a simple current source Q_2 , supplying a current \mathcal{U} , and a cascoded current-source (Q_4, Q_5) supplying a current I. Assume, for simplicity, that all transistors have equal parameters g_m and r_m

(a) Give approximate expressions for all the resistances indicated

(b) Find the amplifier output resistance R ,.

(c) Show that the short-circuit transconductance G_{\pm} is approximately equal to $g_{m,1}$

(d) Find the overall voltage gain v_0/v_1 and evaluate its value for the case $g_{m1} = 2 \text{ mA/V}$ and $A_0 = 20$.

7.39 A cascode current source formed of two pmp transistors for which $\beta = 50$ and $V_A = 5$ V supplies a current of 0.4 mA. What is the output resistance?




Figure P7.37




Figure P7.38

7.40 Use Eq. (7.45) to show that for a BJT cascode current source utilizing identical pup transistors and supplying a current I.

$$IR_o = \frac{\langle \mathcal{V}_1 | \mathcal{V}_i \rangle + \langle 1/\beta \rangle}{\langle 1/\gamma | | \mathcal{V}_i \rangle + \langle 1/\beta \rangle}$$

Evaluate the figure-of-merit IR_o for the case $|V_A| = 5$ V and $\beta = 50$. Now find R_o for the cases of I = 0.1, 0.5, and 1.0 mA

7.41 Consider the BJT cascode amplifier of Fig. 7.19 for the case all transistors have equal β and r_o . Show that the voltage gain A_i can be expressed in the form

$$A_{\rm t} = -\frac{1}{2} \; \frac{|V_4|/|V_7|}{(|V_7|/|V_4|) + (1/\beta)}$$

Evaluate A_i for the case $|V_4| = 5$ V and $\beta = 50$. Note that except for the fact that β depends on I as a second-order effect, the gain is independent of the bias current I!

7.42 A bipolar cascode amplifier has a current-source load with an output resistance βr_o . Let $\beta = 100$, $|V_A| = 100$ V, and I = 0.1 mA. Find the voltage gain A_{ij} .

7.43 Find the value of the resistance R_c , which, when connected in the emitter lead of a CE BJT amplifier, raises the output resistance by a factor of (a) 5, (b) 10, and (c) 50. What is the maximum possible factor by which the output resistance can be raised, and at what value of R_c is it achieved? Assume the BJT has $\beta = 100$ and is biased at $I_C = 0.5$ mA

•7.44 Consider the CE amplifier with an emitter-degeneration resistance $R_{\rm eff}$, shown in Fig. P7.44(a), it is require the representate cutput around the amplifier with the equivalent circuit shown in Fig. P7.44(b). Here $A_{\rm tot}$ is the open-circuit voitige gain and $R_{\rm eff}$ is the cutput resistance (given by Eq. 7.50). Replace the BJT with its hybridam model, set $R_L = \infty$ (i.e., open-circuit the collector), and show that

$$A_{vo} = -g_m r_o \frac{1 - R_c / \beta r_o}{1 + R_c / r_\pi}$$

Now, use this result to find the overall short-circuit transconductance G, escotted P* 14c and show that

$$G_m = \frac{g_m}{1 + g_m R_c}$$

State exacts all the approximations you made to arrive at this expression for G_{ℓ_p}

For a BTT with β = 100 and γ = 00 kΩ brused at I = 0.2 mA and has by a resistance R = 250 Ω in its emitter find R = 1 and G_{ϕ} . Also call that the voltage gain A brained with R = -1 xΩ.

D 17.45 Figure P1.44 shows four possible realizations of the tolded ciscode and four A and that the BHs have B = 100 and that both the BHs and the MOSTETS rave A = 5 V + 0.7 + 100 keV and assume that in MOSTETS are specifing in A = 0.2 V + 3 satisfic contents corects



Figure P7.44

are ideal. For each circuit determine, $R_{\rm in}$, $R_{\rm o}$, and $A_{\rm o}$. Comment on your results.

Section 7.4: IC Biasing—Current Sources, Current Mirrors, and Current-Steering Circuits

D 7.46 For $V_{DD}=1.8$ V and using $I_{RFF}=100$ μA , its required to design the circuit of Fig. 7.22 to obtain an output current whose nominal value is 100 μA . Find R if Q, and Q_s are matched with channel lengths of 0.5 μm , channel widths of 4 μm , $V_t=0.5$ V, and $k_a'=400$ $\mu A/V^2$. What is the lowest possible value of I_{CC} . Assuming that for this process rechanging the Early voltage $V_A'=10$ V/ μm , find the output resistance of the current source. Also, find the change in output current resulting from a +0.5-V change in V_C .

D 7.47 Using $V_{DD} = 1.8 \text{ V}$ and a pair of matched MOS II 1s doson the current source is cut of Fig. 2.22 to provide




Figure P7.45

an output current of 200- μ A nominal value. To simplify matters, assume that the nominal value of the output current is obtained at $V_O = V_{OS}$. It is further required that the circuit operate for V_O in the range of 0.2 V to V_{OD} and that the change in I_0 over this range be limited to 5% of the nominal value of I_O . Find the required value of R and the device dimensions. For the fubrication-process technology utilized, $\mu_R C_{OS} = 400~\mu$ A/V², $V_A = 10~V/\mu$ m, and V = 0.5~V

7.48 Sketch the p-channel counterpart of the current-source cecuit of Fig. 7.22. Note that while the circuit of Fig. 7.22 should more appropriately be called a current sink, the corresponding PMOS circuit is a current source. Let $V_{DP}=1.8~\rm V$, $V_{ell}=0.5~\rm V$, Q_{ell} and Q_{ell} be matched, and $\mu_{p}C_{or}=1.00~\rm \mu A/V^{2}$. Find the device W/L ratios and the value of the resistor that sets the value of I_{REF} so that a nominally 80- $\rm \mu A$ output current is obtained. The current source is required to operate for V_{oll} as high as 1.6 V. Neglect channel-length modulation

Fin 7.49 Consider the current mirror circuit of Fig. 7.23 with two transistors having equal channel lengths but with Q_1 having a width five times that of Q_1 if $I_{\rm REL}$ is 20 μ A and the transistors are operating at an overdrive voltage of 0.2 V, what

 I_{ci} results? What is the minimum allowable value of V_0 for proper operation of the current source? If $V_i \approx 0.5$ V, at what value of V_0 will the nominal value of I_0 be obtained? If V_0 necesses by 1 V, what is the corresponding increase in I_0 ? Let $V_A = 20$ V.

7.50 For the current-steering circuit of Fig. P7 50, find I_0 in terms of $I_{\rm REB}$ and device WH ratios




Figure P7.50

D 7.51 The current-steering circuit of Fig. P7.51 is fabricated in a CMOS technology for which $\mu_n C_{oa} = 200 \,\mu\text{A/V}^2$, $\mu_p C_{oa} = 80 \,\mu\text{A/V}^2$, $V_{tn} = 0.6 \,\text{V}$, $V_{tp} = -0.6 \,\text{V}$, $V_{tn}' = 10 \,\text{V}$, μ_m , and $|V_{4p}'| = 12 \,\text{V/}\mu\text{m}$. If all devices have $L = 0.8 \,\mu\text{m}$, design the circuit so that $I_{RFF} = 20 \,\mu\text{A}$, $I_2 = 100 \,\mu\text{A}$. $I_3 = I_4 = 20 \,\mu\text{A}$, and $I_5 = 50 \,\mu\text{A}$. Use the minimum possible device widths needed to achieve proper operation of the current source Q_2 for voltages at its drain as high as $\pm 1.3 \,\text{V}$ and proper operation of the current sink Q_5 with voltages at its drain as low as $\pm 1.3 \,\text{V}$. Specify the widths of all devices and the value of R. Find the output resistance of the current source Q_2 and the output resistance of the current sink Q_5 .




Figure P7.51

*7.52 A PMOS current mirror consists of three PMOS transistors, one diode connected and two used as current outputs. All transistors have $|V_i| = 0.6 \text{ V}$, $k_p' = 100 \text{ }\mu\text{A/V}^2$, and $L = 1.0 \text{ }\mu\text{m}$ but three different widths, namely, $10 \text{ }\mu\text{m}$, $20 \text{ }\mu\text{m}$, and $40 \text{ }\mu\text{m}$. When the diode-connected transistor is supplied from a 100- μ A source, how many different output currents are available? Repeat with two of the transistors diode connected and the third used to provide current output. For each possible input-diode combination, give the values of the output currents and of the V_{SG} that results.

7 53 Although thus far we have focused only on their application in do biasing current improves on asso be used as signal current amplifiers. One such application is illustrated in Fig. P7 53. Here Q is a common-source amplifier fed with =1, +1, where V_{GS} is the gate-to-source do bias voltage of Q and V_1 is a small signal to be amplified. Find the signal component of the output voltage =1, and hence the small signal voltage gain =1 for this purpose you may neelect the =1 Also, find the small signal resistance of the diodesconn cted trans sto =Q an terms of =1, and =1 and hence the total




Figure P7.53

resistance between the drain of Q_1 and ground. What is the voltage gain of the CS amplifier Q_1 ?

7.54 Consider the basic bipolar current mirror of Fig. 72% for the case in which Q_1 and Q_2 are identical devices having $I_S = 10^{-16}$ A.

(a) Assuming the transistor β is very high, find the range of V_{BE} and I_{α} corresponding to I_{REF} increasing from 10 μ A to 10 mA. Assume that Q_{γ} remains in the active mode, and neglect the Early effect.

(b) Find the range of I_O corresponding to $I_{\rm REF}$ in the range of 10 μ A to 10 mA, taking into account the finite β . Assume that β remains constant at 100 over the current range 0 1 mA to 5 mA but that at = 10 μ A and at I_C = 10 mA, β = 50 Specify I_O corresponding to $I_{\rm RFF}$ = 10 μ A, 0.1 mA, 1 mA, and 10 mA. Note that β variation with current causes the current transfer ratio to vary with current

7.55 Consider the basic BJT current mirror of Fig. 7.28 for the case in which Q_2 has m times the area of Q_3 . Show that the current transfer ratio is given by Eq. (7.69) If β is specified to be a minimum of 50, what is the largest current transfer ratio possible if the error introduced by the finite β is limited to 100%?

7.56 Give the circuit for the pnp version of the basic current mirror of Fig. 7.28. If β of the pnp transistor is 20, what is the current gain (or transfer ratio) $I_O/I_{\rm RFF}$ for the case of identical transistors, neglecting the Early effect?

7.57 Consider the basic BJT current mirror of Fig. 7.28 when Q_0 , and Q_0 , are matched and $I_{REF}=2$ mA. Neglecting the effect of finite β_0 , find the change in I_0 , both as an absolute value and as a percentage, corresponding to V_0 changing from 1 V to 10 V. The Early voltage is 90 V.

D 7.58 The current-source circuit of Fig. P7.58 utilizes a put of matched pnp transistors having $I_S = 10^{-15} \text{A}$, $\beta = 50$. The current to provide output current $I_O = 1$ mA at $V_O = 2$ V. What values of I_{RD}

and R are needed? What is the maximum allowed value of V_o while the current source continues to operate properly? What change occurs in I_o corresponding to V_o changing from the maximum positive value to -5 V?




Figure P7.58

7.59 Find the voltages at all nodes and the currents through all branches in the circuit of Fig. P7.59. Assume $|V_{BE}|=0.7$ V and $\beta=-$

7.60 For the circuit in Fig. P7.60, let $|V_{BE}| = 0.7 \text{ V}$ and $\beta = \infty$. Find $I_1 V_1$, V_2 , V_3 , V_4 , and V_5 for (a) $R = 10 \text{ k}\Omega$ and (b) $R = 100 \text{ k}\Omega$.




Figure P7.60




Figure P7.59

D 7.61 Using the ideas embodied in Fig. 7.31, design a multiple-mirror circuit using power supplies of ± 5 V to create source currents of 0.2 mA, 0.4 mA, and 0.8 mA and sink currents of 0.5 mA, 1 mA, and 2 mA. Assume that the BJTs have $|V_{BE}| = 0.7$ V and large β . What is the total power dissipated in your circuit?

***7.62** Figure P7.62 shows a current-mirror circuit prepared for small-signal analysis. Replace the BJTs with their hybrid- π models and find expressions for $R_{\rm in}$ and $i_{\rm o}/t_{\rm i}$, where $i_{\rm o}$ is the output short-circuit current. Assume $r_{\rm o} \gg r_{\pi^+}$





Figure P7.62

7.63 For the constant-current source circuit shown in Fig. P7.63, find the collector current I and the output resistance. The BH is specified to have $\beta = 100$ and $V_A = 100$ V. If the corrector voltage undergoes a change of 10 V while the BJT reasons in the active mode, what is the corresponding change the object of current?



7.64 For the MOS cascode current narror of Eq. 7.32 with L=0.85 k ≈ 4 n $\chi V/V_{\rm d} \approx 10$ V and $I_{\rm eff}=100$ pc. A find R= and the number of allowable is flage at the output. At

what value of V_O is I_O equal to I_{RET} ? What does I_O become at $V_O = 5$ V?

Section 7.5: Current-Mirror Circuits with Improved Performance

that shown in Fig. 7.32, all transistors have $V_1 = 0.6 \text{ V}$ $\mu_B C_{ox} = 160 \text{ } \mu\text{A/V}^2$, $L = 1 \text{ } \mu\text{m}$, and $V_A = 10 \text{ } V$ Width $W_1 = W_4 = 4 \text{ } \mu\text{m}$, and $W_2 = W_3 = 40 \text{ } \mu\text{m}$. The reference current I_{REF} is $20 \text{ } \mu\text{A}$ What output current results? What are the voltages at the gates of Q_2 and Q_3 ? What is the lowest voltage at the output for which current-source operation is possible? What are the values of Q_m and Q_n ? What is the output resistance of the mirror?

7.66 Find the output resistance of the double-cascode current mirror of Fig. P7.66




Figure P7.56

7.67 For the base-current-compensated mirror of Fig. 7.33 let the three transistors be matched and specified to have a collector current of 1 mA at $V_{HE} = 0.7 \text{ V}$. For I_{MEF} of $100 \,\mu\text{A}$ and assuming $\rho = 200 \, \text{what with the collection in the collection in the value of <math>I_0$ obtained with $V_0 = V_0$ in both cases? Give the percentage difference between the actual and ideal value of I_0 . What is the lowest voltage at the output for which proper current-sounce operation is maintained?

D 7.68 Extend the current-mirror circuit of Fig. 7.33 to a outputs. What is the resorting eattent transfer rate for the input to each output, $I_0/I_{\rm REE}^2$ If the deviation from unity is to be kept at 0.1 and assessment is the maximum possible number of outputs for B11s with $\beta=100$?

*7.69 For the base-current-compensated mirror of Fig. 7.33, show that the incremental input resistance (seen by the reference current source) is approximately $2 V_I II_{REF}$. Evaluate R_{in} for $I_{REF} = 100 \mu A$. [Hint: Q_I is operating at a current $I_{KI} = 2I_C IR$, where I_C is the operating current of each of Q_I and Q_S . Replace each transistor with its T model and neglect r_0 .]

7.70 Consider the Wilson current-mirror circuit of Fig 7.34 when supplied with a reference current $I_{\rm BIE}$ of 1 mA. What is the change in $I_{\rm O}$ corresponding to a change of 10 V in the voltage at the collector of Q_3 ? Give both the absolute value and the percentage change. Let $\beta = 100$ and $V_4 = 100$ V

D "7.71 (a) The circuit in Fig. P7.71 is a modified version of the Wilson current mirror. Here the output transistor is "split" into two matched transistors, Q_1 and Q_2 . Find I_{C1} and I_{C2} in terms of I_{REP} . Assume all transistors to be matched with current gain β .

(b) Use this idea to design a circuit that generates currents of 0.1 mA, 0.2 mA, and 0.4 mA, using a reference current source of 0.7 mA. What are the actual values of the currents generated for $\beta = 50^{\circ}$




Figure P7.71

D 7.72 Use the pnp version of the Wilson current mirror to design a 0.2-mA current source. The current source is required to operate with the voltage at its output terminal as low as -2.5 V. If the power supplies available are ± 2.5 V, what is the highest voltage possible at the output terminal?

*7.73 For the Wilson current mirror of Fig. 7.34, show that the incremental input resistance seen by $I_{\rm min}$ is approximately

2 V_T /I_{REF} . (Neglect the Early effect in this derivation.) Evaluate R_w for $I_{REF} = 100 \,\mu\text{A}$.

*7.74 Consider the Wilson MOS mirror of Fig. 7.35(a) for the case of all transistors identical, with WL=12.5, $\mu_{\rm A}C_{\rm ox}=400~{\rm pA/V^2}$, and $V_{\rm A}=20~{\rm V}$. The mirror is fed with $I_{\rm RFE}=100~{\rm pA}$.

(a) Obtain an estimate of V_{OV} and V_{OS} at which the three transistors are operating, by neglecting the Farly effect.

(b) Noting that Q_1 and Q_2 are operating at different V_{DS} , obtain an approximate value for the difference in their currents and hence determine I_Q

(c) To eliminate the systematic error between I_O and I_{RFF} caused by the difference in V_{DS} between Q_1 and Q_2 , a diode-connected transistor Q_4 can be added to the circuit as shown in Fig. 7.35(c). What do you estimate I_O now to be? (d) What is the minimum allowable voltage at the output node of the narm?

(c) Convince yourself that Q_4 will have no effect on the output resistance of the mirror. Find R_α .

(f) What is the change in I_O (both absolute value and percentage) that results from $\Delta V_O = 1$ V?

7.75 Show that the input resistance (seen by $I_{\rm REF}$) for the Wilson MOS mirror of Fig. 7.35(a) is given by $2/g_m$. Assume that all three transistors are identical and neglect the Early effect. [Hint Replace all transistors by their T model and remember that Q_1 is equivalent to a resistance $1/g_m$.]

D 7.76 (a) Utilizing a reference current of 100 μ A, design a Widlar current source to provide an output current of 10 μ A. Let the BJTs have $v_{nr} = 0.8$ V at 1-mA current, and assume β to be high.

(b) If $\beta = 200$ and $V_d = 50$ V, find the value of the output resistance, and find the change in output current corresponding to a 5-V change in output voltage.

D 7.77 Design three Widlar current sources, each having a $1(0-\mu A)$ reference current: one with a current transfer ratio of 0.9, one with a ratio of 0.10, and one with a ratio of 0.01, al. assuming high β . For each, find the output resistance, and contrast it with r_{α} of the basic unity-ratio source for which $R_t = 0$. Use $\beta = \infty$ and $V_{\alpha} = 50 \text{ V}$.

7.78 The BJT in the circuit of Fig. P7.78 has $V_{Bb} = 0.7$ V. $\beta = 100$, and $V_s = 50$ V. Find R_o .

D 7.79 (a) For the circuit in Fig. P7.79, assume BJTs with high β and v_{gg} = 0.8 V at 1 mA. Find the value of R that will result in I_O = 10 μ A.

(b) For the design in (a), find R_0 assuming $\beta = 100$ and $V_4 = 50$ V.

D • 7 80 If the pup transistor in the circuit of Fig. P7.80 is characterized by its exponential relationship with a scale current

Figure P7.78




Figure P7.79




Figure P780

I show that the decorrent I is determined by IR = I. In II is Assume Q and Q to be matched and Q. Q, and Q to be matched. Find the value of R that yields a current $I=100~\mu\Lambda$ Form, BIT L, 07 Vat / 1 ms/

Section 7.6: Some Useful Transistor Pairings

7.81 The transistors in the circuit of Fig. P7.81 have $\beta = 100$ and $V_A = 100$ V

- (a) Find Rin and the overall voltage gain
- (b) What is the effect of increasing the bias currents by a factor of 10 on $R_{\rm in}$, $G_{\rm c}$, and the power dissipation?




Figure P7.81

D *7.82 Consider the BiCMOS amplifier shown in F.g. P7.82. The BJT has $V_{BF} = 0.7 \text{ V}$ and $\beta = 200 \text{ The MOS-}$ FET has $V_i = 1$ V and $k_n = 2$ mA/V². Neglect the Early effect in both devices




Figure P7.82

(a) Consider the de bias circuit. Neglect the base current in \mathcal{Q}_2 in determining the current in \mathcal{Q}_1 . Find the dc bias currents in Q_1 and Q_2 and show that they are approximately 100 μA and 1 mA, respectively.

(b) Evaluate the small-signal parameters of Q_1 and Q_2 at

their bias points.

(c) Determine the voltage gain $A_n = v_o/v_i$. For this purpose you can neglect R_G .

(d) Noting that R_C is connected between the input node where the voltage is v_i and the output node where the voltage is $A_1\tau_1$, find R_{in} and hence the overall voltage gain

Dgz Psigh

(c) To considerably reduce the effect of R_G on R_{in} and hence on Go, consider the effect of adding another $10\text{-}\mathrm{M}\Omega$ resistor in series with the existing one and placing a large bypass capacitor between their joint node and ground. What will Rin and G, become?

7 83 The BJTs in the Darlington follower of Fig. P7.83 have β -100 If the follower is fed with a source having a 100-k Ω resistance and is loaded with 1 kQ, find the input resistance and the output resistance (excluding the load). Also find the overall voltage gain, both open-circuited and with load.

7.84 For the amplifier in Fig. 7.41(a), let l=1 mA and $\beta=$ 120, and neglect r_{c} . Assume that a load resistance of 10 k Ω is connected to the output terminal. If the amplifier is fed with a signal α_{ij} having a source resistance $R_{ij} = 20 \text{ k}\Omega_{ij}$ find G_{ij} .




Figure P7.83

7.85 Consider the CD-CG amplifier of Fig. 7.41(c) for the case $g_m = 5$ mA/N, and $R_{sig} = R_L = 20 \text{ k}\Omega$. Neglecting r_o , find G_s . ••7.86 In each of the six circuits in Fig. P7.86, let $\beta = 100$, and neglect r_o . Calculate the overall voltage gain.




Figure P7.86

APPENDIX 7.A: Comparison of the MOSFET and the BJT

- **7.87** Find the range of I_D obtained in a particular NMOS transistor as its overdrive voltage is increased from 0.15 V to 0.4 V. If the same range is required in I_C of a BJT, what is the corresponding change in V_{BE} ?
- **7.88** What range of I_c is obtained in an *npn* transistor as a result of changing the area of the emitter-base junction by a factor of 10 while keeping V_{Bl} constant? If I_C is to be kept constant, by what amount must V_{Bl} change?
- **7.89** For each of the CMOS technologies specified in Table 7.A.1, find the $|V_{OF}|$ and hence the $|V_{OS}|$ required to operate a device with a W/L of 10 at a drain current $I_D = 100 \, \mu A$. Ignore channel-length modulation
- 7.90 Consider NMOS and PMOS devices fabricated in the 0.25- μ m process specified in Table 7.A.1. If both devices are to operate at $|V_{OV}| = 0.25$ V and $I_D = 100$ μ A, what must their W L ratios be?
- 7.91 Consider NMOS and PMOS transistors fabricated in the 0.25- μ m process specified in Table 7.A.1. If the two devices are to be operated at equal drain currents, what must the ratio of $(W/L)_{\mu}$ to $(W/L)_{\mu}$ be to achieve equal values of g_{μ} ?
- **7.92** An NMOS transistor tabricated in the 0.18- μ m CMOS process specified in Table 7.A.1 is operated at $V_{OV} = 0.2 \text{ V}$. Find the required W/L and I_D to obtain a g_m of 10 mA/V. At what value of I_C must an npn transistor be operated to achieve this value of g_m ?
- 7.93 For each of the CMOS process technologies specified in Table 7.A.1, find the g_m of an NMOS and a PMOS transistor with W/L = 10 operated at $I_D = 100 \,\mu\text{A}$.
- **7.94** An NMOS transistor operated with an overdrive voltage of 0.25 V is required to have a g_m equal to that of an npn transistor operated at $I_c = 0.1$ mA. What must I_D be? What value of g_m is realized?
- **7.95** It is required to find the incremental (i.e., small-signal) resistance of each of the diode-connected transistors shown in Fig. P7.95. Assume that the dc bias current I = 0.1 mA. For the MOSFET, let $\mu_n C_{\alpha x} = 200 \ \mu \text{A/V}^2$ and W/L = 10
- **7.96** For an NMOS transistor with L=1 μm fabricated in the 0.8- μm process specified in Table 7.A.I. find g_m , r_o , and A_0 if the device is operated with $V_{OV}=0.5$ V and $I_D=100$ μA Also, find the required device width W.
- **7.97** For an NMOS transistor with $L = 0.3 \,\mu\text{m}$ fabricated in the 0.18- μ m process specified in Table 7.A.1, find g_m , r_o , and




Figure P7.95

 A_0 obtained when the device is operated at $I_D=100~\mu{\rm A}$ with $V_{OV}=0.2~{\rm V}$. Also, find W

7.98 Fill in the table below For the BJT, let $\beta = 100$ and $V_{\rm s} = 100$ V. For the MOSFET, let $\mu_n C_{nx} = 200 \,\mu\text{A} \,\text{V}^2$, $W/l \approx 40$, and $V_4 = 10$ V. Note that $R_{\rm in}$ refers to the input resistance at the control input terminal (gate, base) with the (source, emitter grounded)

	ВЈТ		MOSFET	
Bias Current $g_{n} (\text{mA/V})$ $r_{n} (k\Omega)$ $A_{n} (V/V)$ $R_{n} (k\Omega)$	$I_t = 0.1 \text{ mA}$	$I_c = 1 \text{ mA}$	$I_D = 0$ 1 mA $I_D = 1$ mA	

- 7.99 For an NMOS transistor fabricated in the 0 18- μ m process specified in Table 7.A.1 with $L=0.3~\mu$ m and $W=6~\mu$ m, find the value of f_{τ} obtained when the transistor is operated at $V_{OV}=0.2~V$. Use both the formula in terms of C_{R^0} and C_{R^0} and the approximate formula. Why does the approximate formula overestimate f_{τ} ?
- **7.100** An NMOS transistor fabricated in the 0 18- μ m process specified in Table 7.A.1 and having $L=0.3 \mu m$ and $W=6 \mu m$ is operated at $V_{OV}=0.2 \text{ V}$ and used to drive a capacitive load of 100 fF. Find A_0 , f_P (or f_{3dB}), and f_t . At what I_D value is the transistor operating? If it is required to double f_t , what must I_D become? What happens to A_0 and f_P in this case?
- 7.101 For an *npn* transistor fabricated in the high-voltage process specified in Table 7.A.2, evaluate f_r at $I_C = 10 \mu A$. 100 μA , and 1 mA. Assume $C_{\mu} = C_{\mu 0}$. Repeat for the law voltage process.

- 7.102 Consider an NMOS transistor fabricated in the 0.8- μ m process specified in Table 1.A.1. Let the transistor have $L=1~\mu$ m, and assume it is operated at $I_D=100~\mu$ A.
- (a) For $V_{OV} = 0.25 \text{ V}$, find W, g_m , r_o , A_0 , C_{gs} , C_{gd} , and l_v .
- (b) To what must V_{OP} be changed to double f_r ? Find the new values of W, g_m , r_o , 4_0 , C_{go} , and C_{gd}
- 7.103 For a lateral pnp transistor fabricated in the high voltage process specified in Table 7 A.2, find f_r if the device is operated at a collector bias current of 1 mA. Compare to the value obtained for a vertical npn.
- **7.104** Show that for a MOSFET the selection of L and V_{OI} determines A_0 and f_r . In other words, show that A_0 and f_r will not depend on I_D and W
- 7.105 Consider an NMOS transistor fabricated in the 0.18- μ m technology specified in Table 7.A.I. Let the transistor be operated at $V_{OS}=0.2$ V. Find A_0 and f_7 for L=0.2 μ m, 0.3 μ m, and 0.4 μ m
- **D 7.106** Consider an NMOS transistor fabricated in the 0.5µm process specified in Table 7.A.1. Let L=0.5 µm and $t_{OV}=0.3$ V. If the MOSFI: T is connected as a common-source amplifier with a load capacitance $C_L=1$ pF (as in Fig. 7.A.2a), find the required transistor width W and bias current I_D to obtain a unity-gain bandwidth of 100 MHz. Also, find A_D and I_{1d0}

General Problem:

*7.307 The circuit shown in Fig. P7.107 is known as a current conveyor.




Figure P7107

(a) Assuming that Y is connected to a voltage V, a current I is forced into X, and terminal Z is connected to a voltage that keeps Q, in the active region, show that a current equal to I flows through terminal Y, that a voltage equal to V appears at terminal X, and that a current equal to I flows through terminal Z. Assume B to be large. Corresponding transistors are matched, and all transistors are operating in the active region.

(b) With Y connected to ground, show that a virtual ground appears at X. Now, if X is connected to a +5-V supply through a 10-k Ω resistor, what current flows through Z?

CHAPTER 8

Differential and Multistage Amplifiers

Introduction 587

- 8.1 The MOS Differential Pair 588
- 8.2 Small-Signal Operation of the MOS Differential Pair 599
- 8.3 The BJT Differential Pair 612
- 8.4 Other Nonideal Characteristics of the Differential Amplifier 629

- 8.5 The Differential Amplifier with Active Load 635
- 8.6 Multistage Amplifiers 651

Summary 666

Proplems 667

IN THIS CHAPTER YOU WILL LEARN

- 1. The essence of the operation of the MOS and the bipolar differential amplifiers how they reject common-mode noise or interference and amplify differential signals.
- 2. The analysis and design of MOS and BJT differential amplifiers
- 3 Different a -amplifier circuits of varying complexity, utilizing passive resistive loads current-source loads and cascodes—the building blocks we studied in Chapter 7.
- 4 An ingenious and highly popular differential-amplifier circuit that utilizes a current-mirror load.
- 5 The structure analysis, and design of amplifiers composed of two or more stages in cascade. Two practical examples are studied in detail a two-stage CMOS op amp and a four-stage bipolar op amp.

Introduction

The differential pair of differential amplifier configuration is the most widely used building block in analog integrated circuit design. For instance, the input stage of every op amp is a differential amplifier. Also, the BTF differential amplifier is the basis of a very high-speed objectival family, studied briefly in Chapter 14, called emitter coupled logic (FCL).

Initially invented in the 1940s for use with vacuum tubes, the basic differential-amplifier configuration was subsequently implemented with discrete bipolar transistors. However, it was the advent of integrated circuits that has made the differential pair extremely popular in both bipolar and MOS technologies. There are two reasons why differential amplifiers are so well suited for IC fabrication. First, as we shall shortly see, the performance of the differential pair depends critically on the matching between the two sides of BC circuit. Integrated circuit fabrication is capable of providing matched devices whose parameters track over wide ranges of changes in environmental conditions. Second, by their very nature, differential amplifiers attilize more components capproaching twice as many; than single ended circuits. Here again, the reader will recall from the discussion in Section 7.1 that a significant advantage of integrated-circuit technology is the availability of large numbers of transistors at relatively low cost.

We assume that the reader is familiar with the basic concept of a differential ampliber as presented in Section 2.1. Nevertheless it is worthwhile to answer the question. Why differential? Basically, there are two reasons for using differential in preference to 8.0 he ended amplifiers. First, differential circuits are much less sensitive to noise and

mentioned than similar need on to the interest of appropriate than point acconsider two wife care. a stal offerential signal as the voltage difference between the two yours. Now assist that there is an interference size a that is complete the two wires either expansion, inductive v. As the factories are physically close forether the interference of his the two areas is between each of the two wites independently be equal S a differential system of ville difference some between the two wire a service contain no interference component

The second reason for preferring differ interestiplet, its is that the different a coration from enables us to bias the an puller and to couple amplifier stages together without it for bypass and coupling capacitors such as these entitized in the Tester of Tisciete are amplifiers esections 5.5 ard 6.5. This is a other reason why differential circuits are casuited for IC Tabrication where large capacitors are appossible to tabricate economical

The major topic of this chapter is the differential amplifier in both its MOS and rip in implementations. As will be seen the design and analysis of differential amportions riv extensive use of the material of single stage, any diers presented in Chapters 5 tor 1973 We will follow the study of differential map fiers with examples of practical mais a amplifiers, again in both MOS and bipolar technologies.

8.1 The MOS Differential Pair

Figure & I shows the basic MOS different all pair configuration. It consists of two notes, transistors () and () whose sources are offed together and biased by a constant date? source / The latter's isually in plemented by a MOSEL Ferresit of the type stale Sections 7.4 and 7.5. For the time being, we assume that the current source is idea and the has infinite output resistance. Although each drain is shown connected to the positive similar through a resistance it is in most cases active current sources leads are employed is will to seen shortly. For the time being however, we will explain the essence of the fifteen pair operation at azing sample resistive loads. Whatever type of load is used it is esset, that the MOSFETs is tenter the triode region of operation.



Figure 8.1 The basic MOS differential-pair configuration.

8 1.1 Operation with a Common-Mode Input Voltage

To see now the differential pair works, consider first the case when the two gate terminals are , med together and connected to a voltage by a called the common-mode voltage. That is, as shown in Fig. 8.2, $v_{G1} = v_{G2} = V_{CM}$. Since Q_1 and Q_2 are matched, the current I will divide equally between the two transistors. Thus, $i_{D1} = i_{D2} = U2$, and the voltage is the sources, 1, will be

$$l = l_{ij} - l \tag{8.1}$$

where V_{05} is the gate-to-source voltage corresponding to a drain current of I/2. Neglecting channel-length modulation, V_{6S} and 1/2 are related by

$$\frac{I}{2} = \frac{1}{2} \lambda' \frac{\Pi}{I} (1 - \epsilon) \tag{8.2}$$

or i terms of the overding voltage I ...

$$\frac{1}{2} = \frac{1}{2} k \frac{H}{I} I , \qquad (8.4)$$

Incs. Age at each drain will be

$$V_{i} = \frac{1}{2}R$$

I is the difference in voltage between the two drams will be zero.

and Q_i remain in the saturation region, the current I will divide equally between Q_i and Q_i and the voltages at the drains will not change. Thus the differential pair does not respond to (i.e., it rejects) common-mode input signals.




Figure 8.2 1. Mers estimated of a minor moder petrologic

An important specification of a differential amplifier is its **input common-mode range**. This is the range of V over which the differential pair operates properly. The highest V of V is Emitted by the requirement that Q and Q remain in saturation, thus

$$V_{CMmax} = V_1 + V_{DD} - \frac{1}{2}R_D$$
 (8.7)

The lowest value of the is determined by the need to allow for a sufficient voltage across current source. I for it to operate properly. It also face I has needed across the current source, then

$$V_{CMmin} = -V_{SS} + V_{CS} + V_{i} + V_{OV}$$
 (8.8)

Emmelle U.

For the MOS differential pair with a common mode voltage V applied as shown in Fig. 8.2. let V = 1.5 V. V = 0.5 V V = 0.5 V V = 0.4 mA, and $R_D = 2.5 \text{ k}\Omega$, and neglect channel-length modulation. Assume that the current source I requires a minimum voltage of 0.4 V to operate properly.

- (a) Find I and I for each transistor
- (b) For L, O find L I . L and L
- (c) Repeat (b) for 1 , = +1 \
- (d) Repeat (b) for I = -0.2 V
- (e) What is the highest permitted value of V 2
- (f) What is the lowest value allowed for V_{ij} ?

Solution

(a) With $v_{ij} = V_{ij}v_{ij}$ we see that $V_{ij} = V_{ij}$. Now since the transistors are matched, I will divide equally between the two transistors.

$$I_{+} = I_{+-} - \frac{I}{2}$$

Thus,

$$\frac{I}{2} = \frac{1}{2}\kappa/(W/T)V_{co}$$

$$\frac{0.4}{2} = \frac{1}{2} \cdot 41^{\circ}_{11}$$

which results in

and thus,

$$T = T + T$$
, $= 0.5 + 0.316 - 0.82 \text{ V}$




Figure 8.3 Circuits for Example 8.1. Effects of varying 1..., on the operation of the differential pair

(b) The analysis for the case $V_{M} = 0$ is shown in Fig. 8-3(a) from which we see that

$$I_{\infty} = I_{\infty} - I_{\text{ox}} = 0 - 0.82 = -0.82 \text{ V}$$

$$I_{\text{ox}} - \frac{I}{2} = 0.2 \text{ mA}$$

Example 8 1 continued

$$V_{D1} = V_{D2} = V_{DD} - \frac{I}{2} R_D$$

= 1.5 - 0.2 \times 2.5 = 1 V

(c) The analysis for the case $V_{CM} = \pm 1 \text{ V}$ is shown in Fig. 8.3(b) from which we see that

$$V_S = V_G - V_{GS} = 1 - 0.82 = \pm 0.18 \text{ V}$$

$$I_{D1} = I_{D2} = \frac{I}{2} = 0.2 \text{ mA}$$

$$V_{D1} = V_{D2} = V_{DD} - \frac{I}{2} R_D = 1.5 - 0.2 \times 2.5 = \pm 1 \text{ V}$$

Observe that the transistors remain in the saturation region as assumed. Also observe that I_{DV} , I_{D2} , V_{DV} and I_{I2} remain unchanged even though the common-mode voltage V_{CM} changed by 1 V.

(d) The analysis for the case $V_{ij} = -0.2$ V is shown in Fig. 8.3(c), from which we see that

$$V_s = V_G - V_{GS} = -0.2 - 0.82 = -1.02 \text{ V}$$

It follows that the current source I now has a voltage across it of

which is greater than the minimum required value of 0.4 V. Thus, the current source is still operating properly and delivering a constant current I = 0.4 mA and hence

$$I_{t} = I = \frac{I}{2} = 0.2 \text{ mA}$$

$$I = I = \frac{I}{2} = 0.2 \text{ mA}$$

So here again the differential circuit is not responsive to the change in the common-mode voltage V_{CM} ten. The highest value of V_{CA} is that which causes Q_{CA} and Q_{CA} to leave saturation and enter the thode region. Thus,

$$I_{+,de,jx} = I_{-} + I_{-}$$

$$= 0.5 + I_{-} + 5.5$$

(f) The lowest value allowed for V_{ij} is that which reduces the voltage across the carrent source I to V_{ij} minimum required of $V_{ij} = 0.4 \text{ V}$. Thus,

$$V_{\text{total}} = V_{\text{total}} + V_{\text{total}} + V_{\text{total}}$$
$$= -1.5 + 0.4 + 0.82 - -0.28 \text{ A}$$

Thus, the input common-mode range is

8.1. For the amplifier in Example VI. find the input common mode range for the case in which the two drain resistances R_D are increased by a factor of 2. Ans. -0 28 V to 1.0 V

8.1.2 Operation with a Differential Input Voltage

Next we apply a difference of conferential input voltage by grounding the gate of Quite, set $n_{\omega}=0$ and applying a signary to the gate of Q , as shown in Fig. 8.4. We can see that since $v_i = v_{co} - v_{co}$, if v_{cd} is positive, v_{co} will be greater than v_{co} and hence i_{D1} will be 2 10 man and the difference output voltage () will be pessive. On the other find when is negative a will be lower train will be smaller than it, and corre spinstingly a cilc be nigher him a mother words and difference of differential output voltage $(v_m - v_m)$ will be negative

from the move, we see that the disterential pair responds to difference-mode or differential input signals by providing accorresponding differential output signal between the two drens. At this point it is useful to trajulte about the value of that cluses the entire bias the at a to flow to one of the two transistors. In the positive direction, this happens when reaction of value that corresponds to a cand its reduced to a value equal to the threshold voltage V_i , at which point $v_i = -V_i$. The value of v_{GSI} can be found from

$$I = \frac{1}{2} \left(\frac{H}{I} \right) \left(v_{GS1} - V_I \right)^2$$




Figure 8.4 th, MOS officer I par will reflected to the copied With postice the control of the process who means thus $(v_m - v_m)$ will be negative

as

O

$$= V_i + \sqrt{2I/k'_n(W/L)}$$

$$= V_i + \sqrt{2V_{OV}}$$
(8.9)

where V_m is the overdrive vortage corresponding to a drain current of I/2 (Eq. 8.5) In the value of V_m at which the entire bias current I is steered into Q is

$$v_{idmax} = \frac{1}{\sqrt{2}} + \frac{1}{\sqrt{2}}$$

$$= \frac{1}{\sqrt{2}} + \frac{1}{\sqrt{2}} + \frac{1}{\sqrt{2}}$$
(8.10)

It is increased beyond 2t, t remains equal to t remains equal to t + 2t, t, rises correspondingly thus keeping Q of t. In a similar manner we can show that in the relative direction, as reaches 2t, Q turns of and Q conducts the entire bias current. Thus the current t can be steered from one transistor to the other by varying t in the range.

$$-\sqrt{2}\,V_{OV} \le v_{id} \le \sqrt{2}\,V_{O1}$$

which defines the range of differential-mode operation. Finally, observe that we have issued that Q and Q remain in saturation even when one of them is conducting the critical conduction conduction conduction conducting the critical conduction cond

8.2 For the MOS differential pair specified in Example 8.1 find a) the value of that causes Q to conduct the entire current I, and the corresponding values of and (b) the value of that causes Q to conduct the entire current I, and the corresponding values of and (c) the corresponding range of the differential output voltage $(v_{D2} - v_{D1})$.

Ans. (a) +0.45 V, 0.5 V, 1.5 V; (b) -0.45 V, 1.5 V, 0.5 V; (c) +1 V to -1 V

To use the differential pair as a linear amplifier, we keep the differential input size $a^{-1} = sna$. As a result, the current in one of the transistors (Q) when a^{-1} is positive) will increase by an independent M proportional to a^{-1} , to ($I/2+\Delta I$). Simultaneously, the current in the other transistor decrease by the same amount to become ($I/2+\Delta I$). A voltage signal AIR develops at a^{-1} the drains and an opposite-potantly signal AIR, develops at the other drain. Thus the output a^{-1} age taken between the two drains will be 2AIR, which is proportional to the differential hpair will be studied in detail in Section a^{-1} and a^{-1} . The small-signal operation of the differential pair will be studied in detail in Section a^{-1} .

8.1.3 Large-Signal Operation

We shall now derive expressions for the drain currents i and i in terms of the it pix Ji to ential signal $i \in [n]$. The derivation assumes that the differential pair is perfect matched and neglects channel-length modulation $(\lambda = 0)$. Thus these expressions condepend on the details of the circuit to which the drains are connected, and we do not show




Figure 8.5 The MOSFET differential pair for the purpose of deriving the transfer characteristics t_{ij} and t_{ij} , versus $v_{ij} = v_{ij1} + v_{ij2}$.

these connections in Fig. 8.5, we simply assume that the circuit maintains Q and Q in the saturation region of operation at all times

To began with we express the drain currents of Q and Q as

$$r = -\frac{1}{2}k\left(\frac{B}{I}(\varepsilon_{++} - \Gamma_{+})\right) \tag{8.11}$$

$$t = -\frac{1}{2} k^2 \frac{W}{I} (x_{12} - Y_1)^2$$
 (8.12)

Taking the square roots of both sides of each of Eqs. (8.11) and (8.12), we obtain

$$\gamma_L = -\sqrt{\frac{1}{2}} k_L^2 \frac{W}{L} (-\infty - V) \tag{8.13}$$

$$\sqrt{\frac{1}{2}k'\frac{H}{L}} = \sqrt{\frac{1}{2}k'\frac{H}{L}}$$
 (8.14)

Subtracting Eq. (8.14) from Eq. (8.13) and substituting

$$= (8.15)$$

results in

$$\tilde{z} = \sqrt{\frac{1}{2}} k \cdot \frac{\overline{\Pi}}{L} . \tag{S.16}$$

The constant-current bias imposes the constraint

$$t_{ij} + t_{ij} = I \tag{8.17}$$

Equations (8.16) and (8.17) are two equations in the two unknowns t and t and can be solved as follows. Squaring both sides of Eq. (8.16) and substituting for $t_1 + t_2 = l$ gives

$$2 \left(i - i \right) = I - \frac{1}{2}k' \frac{\Pi}{I} =$$

Substituting for i from Eq. (8.17) as i = l i and squaring both sides of the result; equation provides a quadratic equation in i that can be solved to vie d

$$i_{D1} = \frac{I}{2} \pm \sqrt{k_n' \frac{W}{L}} I - \frac{1}{2} - \frac{(2)}{I - k_n' \frac{H}{L}}$$

Now, since the increment in i above the bias value of I/2 must have the same polarity as i, only the root with the i+i sign in the second term is physically meaningful thus

$$I = -\frac{I}{2} + \sqrt{\lambda \cdot \frac{B}{I}I} = \frac{1}{2} \prod_{i=1}^{I} \frac{(-2)}{I - \lambda \cdot \frac{B}{I}}$$
 (8.18)

The corresponding value of i_{D2} is found from $i_{D2} = I - i_{D1}$ as

$$i_{D2} = \frac{I}{2} - \sqrt{k'_n \frac{II}{L}} I \left(\frac{\pi}{2}\right) \sqrt{1 - \frac{(\pi_n - 2)^n}{I' k' \frac{W}{I}}}$$
 (8.19)

At the bias (quiescent) point, $v_{id} = 0$, leading to

$$i_{D1} = i_{D2} = \frac{I}{2} \tag{8.20}$$

Correspondingly.

$$v_{GS1} = v_{GS2} = V_{GS} (8.21)$$

where


$$\frac{I}{2} - \frac{1}{2}k'\frac{H}{L}(V_{GS} - V_t)^2 = \frac{1}{2}k'_n\frac{W}{L}V_{OV}^2$$
 (8.22)

This relationship enables us to replace $\mathcal{K}(B,T)$ in Eqs. (8.18) and (8.19) with T_{ℓ} express r_{ℓ} and r_{ℓ} in the alternative form

$$1. - \frac{1}{2} + \frac{1}{1...} \left(\frac{v_{id}}{2}\right) \sqrt{1 - \left(\frac{v_{id}/2}{V_{OV}}\right)^2}$$
 (8.23)

$$\mathbf{0} \qquad \qquad \iota_{+} = \frac{I}{2} - \frac{I}{V_{OV}} - \frac{1}{2} \sqrt{1 - \left(\frac{v_{id}\sqrt{2}}{V_{OV}}\right)^2}$$
 (8.24)

These two equations describe the effect of applying a differential input signal v_{id} on the currents i_i and i_{id} . They can be used to obtain the normalized plots, i_{D1}/I and i_{D2}/I versus i_{id}/I_{id} , shown in Fig. 8.6. Note that at i_{id}/I_{id} to decrease by equal amounts, to keep the sum constant $i_{id}+i_{id}-I$. The current is steered entirely into Q when v_{id} reaches the value $\sqrt{2}V_{OV}$, as we found out earlier I or i_{id} negative, identical statements can be made by interchanging i_{D1} and i_{id}/I_{id} . In this case, $i_{id}/I_{id}/I_{id}$, steers the current entirely into Q_2 . Finally, note that the plots in Fig. 8.6 are universal, as they apply to any MOS differential pair.



Siguro R.6. Normal accounts at the currents of MOSEFT differential pair Note that Eq. is the overdrive there is a net Q and Q appears when conducting orall currents equal to L2, the equilibrium situation Note that these graphs are universal and apply to any MOS differential pair.

The transfer characteristics of Eqs. (8.23) and (8.24) and Fig. 8.6 are obviously nonlinear The is due to the term incolving. Since we are interested to obtaining linear amplification to in the differential pair, we will strive to make this term as small as possible. For a given vibre of 1. The only thing we can do is keep (2) much smaller than 1. Which is the condition for the small-signal approximation. It results in

$$= \frac{I}{2} + \left(\frac{I}{V_{ij}}\right) \left(\frac{v_{ij}}{2}\right)$$
 (8.25)

and

$$= \frac{I}{2} - \left(\frac{I}{V_{OV}}\right) \left(\frac{v_{id}}{2}\right) \tag{8.26}$$

which, as expected, indicate that it increases by an increment it and it decleases by the same amount where sproportional to the differential input signal. .

$$r = \left(\frac{I}{V_{col}}\right) \left(\frac{v_{id}}{2}\right) \tag{8.77}$$

Recalling from our study of the MOSELL in Chapter 5 (also refer to Table 7/3), that a MOSEL-1 Tased at 1 current I has a transconductance $g_n = 2I_n/I_{ord}$, we recognize the factor (I/I_n) in 402 range of each of Quand Quand Quand are biasec at I 12 Now, why 29 Simply heatise divides equally between the two devices with him is a 2 and a 2, which aduses Q to have a current increment r and Q to have a cur ent decrement r. We shall analyze




Figure 8.7. The linear range of operation of the MON afford that partient he extend, the operation of transistor at a higher value of V_{or} .

the small-signal operation of the MOS differential pair shortly. At this time, however, we will return to Eqs. (8.23) and (8.24) and note that for a given. I linearly can be increased by notes. ing the overdrive voltage Γ_i at which each of Q and Q is operating. This can be done by σ_i smaller B L ratios. The price paid for the increased linearity is a reduction in goard tenereduction in gain. In this regard, we observe that the normalized plot of fig. 8 6, though con-cmasks this design degree of freedom. Figure 5.7 shows plots of the transfer characteristics. versus: for various values of I = These graphs clearly illustrate the linearity transcandata a trade-off obtained by changing the value of I. The linear range of operation can be extended by operating the MOSFFTs at a higher I (by using smaller WI ratios) at the expense of reduce. g, and hence the gain. This trade-off is based on the assumption that the bias current his behavior constant. The bias current can, of course, be increased to obtain a higher g. The expense for diffe. this, however, is increased power dissipation, a serious limitation in IC design

8.3 A MOS differential pair is operated at a bias current f of 0.4 m. If $\mu \in (-0.2 \text{ m/s})^{-1}$ find no required values of B/E and the resulting g_{ij} if the MOSLETs are operated at $E_{ij}=0.2,0.3$ and 0.4.VFor each value, give the maximum of for which the term involving in Eqs. (8.23) and (8.24) names $((v_{id}/2)/V_{OV})^2$, is limited to 0.1. Ans.

V ₀₁ (V)	←2	11.3	4
W/L	50	22.2	12.5
g _m (mA/V)	2	1.33	1
v _{id} _{max} (mV)	,26	4()	383

8.2 Small-Signal Operation of the **MOS Differential Pair**

In this section we build on the understanding gained of the basic operation of the differential pair and consider in some detail its operation as a linear amplifier.

8.2.1 Differential Gain

Figure 8 8Gr shows the MOS differential amplifier with input voltages




Figure 8.8. Small signal analysis of the MOS differential amportion (a) The circuit with a common mode and a supplied to set the de bias vertage at the gates and with applied in a complementary (or balanced) there (b) The circuit proposed for spin signal malvsis (c) An atemative way of looking at the small signal operation of the circuit

and

$$v_{G2} = V_{CM} - \frac{1}{2}v_{id} \tag{8.29}$$

Here, I denotes a common-mode de voltage within the input common-mode $r_{\rm H2}$ the differential amplifier. It is needed in order to set the de voltage of the MOSELL grant Typically $I_{\rm cm}$ is at the middle value of the power supply. Thus, for our case where two plementary supplies are utilized, $V_{\rm CM}$ is typically 0 V

The differential input signal is applied in a **complementary** (or **balanced**) manner that is increased by 2 and is decreased by 2. This would be the case for instance the differential amplifier were fed from the output of another differential-amplifier stage so times, however, the differential input is applied in a single-ended tashion, as we saw ear creft in 8.4. The difference in the performance resulting is too subtle a point for our climenting as

As indicated in Fig. 8 s(a) the amplifier output can be taken either between $m_{\rm ext}$ drains and ground or between the two drains. In the first case, the resulting single-ended outputs—and—will be riding on top of the devoltages it the drains (1-R). It is not the case when the output is taken between the two drains—the resulting differential $m_{\rm ext}$ put.—chaving a 0-V decomponent (w) 1 be entirely a signal component. We will sees $m_{\rm ext}$ that there are other significant advantages to taking the output coltage differential v

Our objective now is to an a vze the small signal operation of the differential amp in, γ Lig. 8.8(a) to determine its voltage gain in response to the differential input 8.2(a). Toward that end we show in Fig. 8.8(b) the circuit with the power supplies zround 1.7(b) bias current source I removed and I. Tolam nated that its only signal quantities are raileated. For the time being we will neglect the effect of the MOSEE 1.7. It had vinote that a control and Q is maked at a decurrent of I.2 and is operating at an overdrive voltage 1.

From the symmetry of the circuit and because of the balanced manner in whate is applied we observe that the signal voltage at the coint source connect on must be zeracting as a sort of virtual ground. Thus Q has a gate-to-source voltage signal Q and Q has Q = Q. Assuming Q = Q, the condition for the small strangeroximation, the changes resulting in the drain currents of Q and Q will be proported and Q respectively. Thus Q will have a drain current increment Q = Q in will have a drain current decrement Q = Q, where Q denotes the equal transit factories of the two devices.

$$g_m = \frac{2I_D}{V_{OV}} = \frac{2(I/2)}{V_{OV}} = \frac{I}{V_{OI}}$$
 (8 30)

These results correspond to those obtained earlier using the large signal transfer characters and imposing the small-signal condition, Eqs. (8.25) to (8.27).

It is useful at this point to observe again that a signal ground is established at the seterminals of the transistors without resorting to the use of a large bypass capacity, donormajor advantage of the differential-pair configuration.

The essence of differential pair operation is that it provides complementary concilisization the drains, what we do with the resulting pair of complementary current signals is sense a separate issue. Here, of course, we are simply passing the two current signals through a pair of matched resistors, R_{\perp} and thus obtaining the drain voltage signals.

$$v_{o1} = -g_m \frac{v_{id}}{2} R_D \tag{831}$$

and

0

$$v_{o2} = \pm g_m \frac{v_{id}}{2} R_D \tag{8.32}$$

If the output is taken in a single ended tashion, the resulting gain becomes

$$\frac{v_{o1}}{v_{id}} = -\frac{1}{2}g_m R_D \tag{8.33}$$

οľ

$$\frac{v_{o2}}{v_{id}} = \frac{1}{2} g_m R_D \tag{8.34}$$

Alternatively, if the output is taken differentially, the gain becomes

$$A_d = \frac{v_{od}}{v_{od}} = \frac{v_{o2} - v_{o1}}{v_{od}} = g_m R_D$$
 (8.35)

Thus another advantage of taking the output differentially is an increase in gain by a factor of 2 6 dB. It should be noted, however, that although differential outputs are preferred, a singleended cutput is needed in some applications. We will have more to say about this later

An alternative and useful way of viewing the operation of the differential pair in response to a differential input signal - is illustrated in Fig. 8 S(c). Here we are making use of the fact that the resistance between gate and source of a MOSFET, looking into the source is Lig., As a result, between G and G we have a total resistance, in the source cir. ant of 2 g., It follows that we can obtain the current i simply by dividing by 2 g., as indicated in the figure

8.2.2 The Differential Half-Circuit

When a symmetrical differential amplifier is fed with a differential signal in a balanced manner as in the case in Fig. 8.8, the performance can be determined by considering only had the circuit. The equivalent differential half-circuit is shown in Fig. 8.9. It has a grounded source, a result of the virtual ground that appears on the common sources' terminal of the MOSIETs in the differential pair. Note that Q is operating at a drain bias current of (1/2) and an overdrive voltage V_{O1}

The differential gain 4, can be determined directly from the half-circuit. For instance, if we wish to take + of Q and Q into account, we can use the half-circuit with the following result




Figure 8.9. The equivaent differential had circuit of the differential amplifier of Fig. 8.8. Here Q. is his citat / 2 and is operating at i ... This circuit can be used to determine the differential voltage gain of the differential amplifier $A_d = v_{ad}/v_{ad}$

More significantly, the frequency response of the differential gain can be determined to analyzing the half-circuit, as we shall do in Chapter 9

Example 8.2

Give the differential half-circuit of the differential amplifier shown in Fig. 8-10(a). Assume that Q and Q_i are perfectly matched. Neglecting i, determine the differential voltage gain A_i .




Figure 8.10 (a) Differential amplifier for Example 8.2 (b) Differential half circuit

Solution

Since the circuit is symmetrical and is fed with $\frac{1}{2}$ in a balanced manner, the differential half-circuit will be as shown in Fig. 8 10(b). Observe that because the line of symmetry passes through the middle of R, the half-circuit has a resistance $R_1/2$ connected between drain and ground. Also note that the virtual ground appears on the node between the two resistances R. As a result, the half-circuit has a source-degeneration resistance R_1 .

Now, neglecting r of the half-circuit transistor Q_1 , we can obtain the gain as the ratio of the total resistance in the drain to the total resistance in the source as

$$\frac{1}{v_{id}/2} = \frac{|R_I| ||(R_I - 2)|}{1/g_m + R_s}$$

with the result that

$$A_d = \frac{v_{od}}{v_{id}} = \frac{R_D \| (R_L/2)}{1/g_m + R_s}$$
 (8.37)

PARTITION

8.4 A MOS differential amplifier is operated at a total current of 0.8 mA, using transistors with a WL ratio of 100, $\mu_R C_{\sigma X} = 0.2 \text{ mA/V}^2$, $V_A = 20 \text{ V}$, and $R_D = 5 \text{ k}\Omega$. Find V_{OV} , g_m , r_o , and A_d Ans. 0.2 V; 4 mA/V; 50 k Ω ; 18.2 V/V

8.2.3 The Differential Amplifier with Current Source Loads

From this higher gain, the passive resistances R_1 can be replaced with current sources, as shown if Fig. 8.11(a). Here the current sources are realized with PMOS transistors Q_1 and Q_2 and Q_3 and Q_4 each conducts a current equal to I(2). The differential voltage gain I(1) can be found from the differential half-circuit shown in Fig. 8.11(b) as

$$1 - \frac{v_{od}}{} = g_{m1}(r_{o1} || r_{o3})$$




Figure 8.11 (a) off-rential amplifier with current source back formed by Q and Q. (b) Different it half-current of the amplifier in (a)

8.5 The differential amplifier of Fig. X II in is tabricated in a $\frac{1}{2}$ X, in (Afo S teet r log) for which μ ($\frac{1}{2}$ 4 μ C = 400 μ X $\frac{1}{2}$ C X and f = $\frac{1}{2}$ X in (a) the bias current / $\frac{1}{2}$ Y one and it transistors have rebanne cought twice the minimum in a tre operation at $\frac{1}{2}$ X one WL for each of Q_1 , Q_2 , and Q_4 , and determine the differential voltage gain A Ans. $(W/L)_{1,2} = 12.5$, $(W/L)_{3,4} = 50$; $A_d = 18$ V/X

8.2 4 Cascode Differential Amplifier

The gain of the differential amplitions in be increased by ittlizing the discode in figure studied in Section 7.3. Figure 8.12 at shows a CMOS differential amplified with cascoding




Figure 8.12 (a) Cascode differential amplifier; and (b) its differential half circuit

applied to the amplifying transistors Q and Q via transistors Q, and Q_4 and to the current source transistors Q and Q, via transistors Q and Q. The differential voltage gain can be found from the differential half circuit shown in Fig. 8 12(b) as

$$A_d = \frac{v_{od}}{v_{od}} = g_{m1}(R_{on} || R_{op})$$
 (8.38)

where

$$R_{on} = (g_{m3}r_{o3})r_{o1} (8.39)$$

and.

$$R_{op} = (g_{m5}r_{o5})r_{o7} (8.40)$$

8.6 The CMOS case ode differential amplifier of Fig. 8.12(a) is tabricated in a 0.18 μ m technology for which $\mu_a C_b = 4\mu_p C_{o\tau} = 400 \ \mu\text{A/V}^2$, $|V_t| = 0.5 \ \text{V}$, and $|V_A'| = 10 \ \text{V/}\mu\text{m}$. If the bias current $t = 200 \ \mu\text{V}$ and a 1 transistors have a channel length twice the minimum and are operating at $t = 0.2 \ \text{V}$ and B C for each of Q to Q, and determine the differential voltage gain t_T .

Ans. $(W/L)_{1,2,3,4} = 12.5$; $(W/L)_{5,5,7,8} = 50$; $A_d = 648 \ \text{V/V}$

8.2.5 Common-Mode Gain and Common-Mode Rejection Ratio (CMRR)

Thus far we have seen that the differential amplifier responds to a differential input signal and completely rejects a common mode signal. This latter point was made very clearly at the cutset of our discussion of differential amplifiers and was illustrated in Example 8.1, where we saw that changes in V_{∞} over a wide range resulted in no change in the voltage at cut or of the two drams. This nights desirable result is however, a consequence of our issuit ption that the current source that sapplies the bias current I is ideal. As we shall now show if we consider the more realistic situation of the current source having a finite output resistance R_{SS} , the common-mode gain will no longer be zero.

If $g \neq g \neq 3$ (a) shows a MOS differential amplither biased with a current source having an output resistance R. As before the devoltage at the input is defined by U_{ij} . Here however we also have an incremental signal applied to both input terminals. This commonnede input signal can represent an interference signal or noise that is picked up by both tip its and is crearly undestrable. Our objective now is to find how much of U_{ij} makes its way to the output of the amplifier.

Before we determine the common mode gain of the amplifier, we wish to address the glest on of the effect of R—on the bias current of Q—and Q—that is, with—g—set to zero. The bias current in each of Q—and Q—will no longer be I2 but will be larger than I2 by an intend determined by A—and B—However since R—is usually very large, this addition a decurrent in each of Q—and Q—is usually small and we shall neglect it thus assuming




Figure 8.13 (a) A MOS differential amplifier with a common mode input signal v_{irm} superimposed on the input de common mode voltage V_{irm} superimposed V_{irm} super

607

that Q and Q continue to operate at a bias current of I/2. The reader night also be wondering about the effect of R on the differential gain. The answer here is very simple. The virtual around that develops on the common source terminal results in a zero signal current through R_{SS} ; hence R_{SS} has no effect on the value of A_d .

To determine the response of the differential amplifier to the common mode input signal consider the circuit in Fig. 8-13(n), where we have replaced each of Fig. and Fig. by a short circuit and I by an open circuit. The circuit is obviously symmetrical, and thus the two transistors with carry equal signal currents, denoted Filthe value of Fig. he easily determined by replacing each of Q and Q with its T model and, for simplicity neglecting Filther resulting equivalent circuit is shown in Fig. 8.13(c), from which we can write

$$= \frac{1}{g} + 2iR_{SS} \tag{8.41}$$

Thus,

$$I = \frac{\gamma_{KM}}{1/g_m + 2R_{SS}} \tag{8.42}$$

The voltages at the drain of Q_1 and Q_2 can now be found as

$$v_{\sigma 1} = v_{\sigma 2} = -R_D i$$

resulting in

$$v_{o1} = v_{o2} = -\frac{R_D}{1/g_m + 2R_{SS}} v_{vem}$$
 (8.43)

It fellows that both and will be corrupted by the common mode signal and will be given approximately by

$$\frac{1}{v_{icm}} - \frac{1}{v_{icm}} - \frac{R_D}{2R_{SS}} \tag{8.44}$$

where we have assumed that 2R = 1/g. Nevertheless, because = -1/g, the differential output voltage v_{nd} will remain free of common-mode interference:

$$v_{od} = v_{o2} - v_{o1} = 0 ag{8.45}$$

I has the circuit still rejects common mode signals. Unfortunately, however, this will not be the case if the circuit is not perfectly symmetrical, as we shall now show.

Before proceeding farther at κ iseful to observe that all the above results can be obtained κ considering only half the differential amplifier. Figure 8.13(d) shows the two half-circuits of the differential amplifier that apply for common-mode analysis. To see the equivalence observe that each of the two half circuits indeed carries a current i given by Eq. (8.42) and the voltages at the source terminals are equal $\kappa = 2iR_{\chi}$. Thus the two sources can be of ned retaining the circuit to the original form in Fig. 8.13(b). Each of the circuits in k = 8/3(d) is known as the **common-mode half-circuit**. Note the difference between the CM half-circuit and the differential half-circuit.

Effect of R_D Mismatch. When the two drain resistances exhibit a mismatch ΔR_D as they are tably do, the common-mode voltages at the two drains will no longer be equal. Rather, if the load of Q_D is R_D and that of Q_D is $R_D + \Delta R_D$, the drain signal voltages arising from will be

$$=-\frac{R_D}{2R_{SS}}v_{rem} \tag{8.46}$$

and

$$v_{o2} = -\frac{R + \Delta h}{2R_{SS}} v_{iem} \tag{8.47}$$

Thus,

$$v_{od} = v_{o2} - v_{o1} = -\frac{\lambda R_{o}}{2R_{gg}} v_{1cm}$$
 (8.48)

and we can find the common-mode gain A_{cm} as

$$A_{cm} = \frac{v_{od}}{R_{cm}} = -\frac{\Delta R_D}{2R_{SS}} \tag{8.49}$$

which can be expressed in the alternate form

$$A_{cm} = -\left(\frac{R_D}{2R_{SS}}\right)\left(\frac{\Delta R_D}{R_D}\right) \tag{8.49'}$$

It follows that a mismatch in the drain resistances causes the differential amplifier to finite common-mode gain. Thus, a portion of the interference of noise signal appear as a component of the An easure of the effectiveness of the differential amplificant amplifying differential-mode signals and rejecting common mode interference is the fall the magnitude of its differential gain. To the magnitude of its common mode across This ratio is termed common-mode rejection ratio (CMRR). Thus

$$CMRR = \frac{|A_{m}|}{|A_{m}|}$$
 (8 50a)

and is usually expressed in decibels,

CMRR (dB) = 20 log
$$\frac{|A_d|}{|A_{cm}|}$$
 (8 50b)

For the case of a MOS differential amplified with drain resistances R that $\cosh b$ a match MR, the CMRR can be found as the ratio of A in Eq. (8.35) to A in Eq. (8.35) to A.

$$\mathbf{O} \qquad \mathbf{CMRR} = \left(2g_{m}R_{SS}\right) / \left(\Delta R_{D}/R_{D}\right) \qquad (8.50c)$$

It follows that to obtain a high CMRR, we should utilize a bias current source with a output resistance R_{-} , and we should strive to obtain a high degree of matching helps drain resistances (i.e., keep $\Delta R_D/R_D$ small).

8.7 A MOS differential pair operated at a bias current of 0.8 m λ employs transistors with B I = 1 to and μ C = 0.2 m λ V using R₂ = 5 kΩ and R = 25 kΩ. Find the differential gain the common-mode gain when the drain resistances have a 1% mismatch, and the CMRR Ans. 20 V V 0.001 V V 86 dB




Figure 8.14 Analysis of the MOS differential ampation with an april common mode size if the case the two transistors have a g_ mismatch.

finding the effect of a g_m mismatch on CMRR, let

$$g_{m1} = g_m + \frac{1}{2} \lambda_{i} ag{8.51}$$

That is,

$$g_{m1} = \gamma_{k}$$

Since the circuit is no longer symmetrical, we cannot employ the common mode half circuit. Rather, we shall return to the original circuit of Fig. 8 Bian and replace each of Q and Q_2 with its T equivalent-circuit model. The exult is the equivalent circuit shown in Fig. 8.14 Examination of this circuit reveals that the voltages between gate and source for the two transistors are equal (and equal to , Thus.

$$(8.54)$$

I nwhen weed obation of as

$$(8.55)$$

Now the voltage between the gate of Q and ground which is equal to ____, can be expressed to

$$a_{i_1m} = i_1/g_{m1} + (i_1 + i_2)R_{SS}$$

which can be rearranged to obtain i_1 in terms of v_{ici} as

$$i_1 = \frac{g_{m1}i_{1cm}}{1 + (g_{m1} + g_{m2})R_{SS}} \tag{8.56}$$

We can then use Eq. (8.54) together with Eq. (8.56) to express t_2 as

$$i_2 = \frac{g_{m2}v_{1cm}}{1 + (g_{m1} + g_{m2})R_{SS}}$$
 (8.57)

The voltages v_{o1} and v_{o2} can now be obtained:

$$= -i_1 R_D = -\frac{g_{m1} R_D}{1 + (g_{m1} + g_{m2}) R_{SS}} v_{tem}$$
 (8.58)

$$v_{o2} = -i_2 R_D = -\frac{g_{m2} R_D}{1 + (g_{m1} + g_{m2}) R_{SS}} v_{rem}$$
 (8.59)

The differential output voltage v_{od} is then obtained as

$$v_{od} = v_{o2} - v_{o1} = \frac{(g_{m1} - g_{m2})R_D}{1 + (g_{m1} + g_{m2})R_{SS}} v_{icm}$$
 (860)

Substituting for g_n and g_n, from Eqs. 8.51 (and (8.52), respectively gives

$$v_{od} = \frac{\Delta g_m R_D}{1 + 2 g_m R_{SS}} v_{icm}$$

Thus the common mode gain resulting from a mismatch Δg_m can be expressed as

$$A_{cm} = \frac{v_{od}}{1 + 2 \cdot R} = \frac{\Delta g_m R_D}{1 + 2 \cdot R} \tag{861}$$

which can be approximated by

$$A_{cm} = \left(\frac{R_D}{2R_S}\right) \left(\frac{\Delta g_m}{g_m}\right) \tag{8.62}$$

and the corresponding CMRR will be

$$\mathbf{CMRR} = (2g_m R_{SS}) / (\frac{\Delta g_m}{g_m})$$
 (8.63)

Thus to keep CMRR high, we have to use a biasing current source with a high cutput s^{-1} tance R_{33} and, of course, strive to maintain a high degree of matching between Q^{-600} s^{-1}

Example 8.3

In this example we consider the design of the current scurce that supplies the bias current of a MOS differential amplifier. Let it be required to achieve a CMRR of 100 dB and assume that the only source of mismatch between Q and Q, is a 2% mismatch in their W I ratios. Let I 200 µA and assume that all transistors are to be operated at $I_{ij} = 0.2 \text{ V}$. For the 0.18- μ m CMOS fabrication process available, $V_i = 5 \text{ V} \mu \text{m}$ If a simple current source is atilized for I what channel eight is required. It a cascode current source is utilized, what channel length is needed for the two transistors in the cascode?

Solution

A mismatch in H/L results in a g_m mismatch that can be found from the expression of g_m

$$R_m = \frac{e^{\alpha}}{\lambda_i} (H_i C_{in}) \frac{W}{L} I_T \tag{8.64}$$

It can be seen that an error of 2% in B/I will result in an error in g_n of 1%. That is, the 2% mismatch in the B/I ratios of Q and Q_2 will result in a P_0 mismatch in their g_m values. The resulting CMRR can be found from Eq. (8.64), repeated here:

CMRR =
$$(2g_m R_{SS})/(\frac{\Delta g_m}{g_m})$$

Now, a 100-dB CMRR corresponds to a ratio of 105; thus,

$$10^5 = (2g_m R_{SS})/0.01 ag{8.65}$$

The value of g_m can be found from

$$g_m = \frac{2I_D}{V_{OV}} = \frac{2 \times (I/2)}{V_{OV}}$$

= $\frac{2 \times 0.1}{0.2} = 1 \text{ mA/V}$

Substituting in Eq. (8.65) gives

$$R_{SS} = 500 \text{ k}\Omega$$

Now if the current source is implemented with a single transistor, its i must be

$$r_o = R_{SS} = 500 \text{ k}\Omega$$

Thus.

$$\frac{V_4}{I} = 500 \text{ k}\Omega$$

Substituting $I = 200 \mu A$, we find the required value of V_A as

$$V_A = 100 \text{ V}$$

Since $V_A = V_A' L = 5L$, the required value of L will be

$$L = 20 \ \mu m$$

which is very large!

Example 8.3 continued

Using a cascode current source, we have

$$R_{SS} = (g_m r_o) r_o$$

where

$$g_m = \frac{2I}{V_{OV}} = \frac{2 \times 0.2}{0.2} = 2 \text{ mA/V}$$

Thus.

$$500 = 2 \times r_o^2$$

$$r_o = 15.81 \text{ k}\Omega$$

and the required V_A now becomes

15.81 =
$$\frac{V_A}{I} = \frac{V_A}{0.2}$$

 $V_A = 3.16 \text{ V}$

which implies a channel length for each of the two transistors in the cascode of

$$L = \frac{3.16}{V_A'} = \frac{3.16}{5} = 0.63 \ \mu \text{m}$$

a considerable reduction from the case of a simple current source.

Differential versus Single-Ended Output The above study of common-mode is tion was predicated on the assumption that the output of the differential amplifier is k differentially, that is, between the drains of Q and Q In some cases one might each. take the output single-endedly, that is between one of the drains and ground. If this sales the CMRR is reduced dramatically. This can be seen from the above analysis, when it common-mode gain in the absence of mismatches is zero if the output is taken different a and finite (Eq. 8.44) if the output is taken single endedly. When mismatches are taken it account, the CM gain for the differential output case departs from zero but remains it. lower than the value obtained for single-ended output (Eq. 8.44)

We conclude that to obtain a large CMRR, the output of the differential amplifier units taken differentially. The subject of converting the output signal from differential tessess ended without loss of CMRR will be studied in Section 8.5.

8.3 The BJT Differential Pair

Figure 8.15 shows the basic BIT differential pair configuration. It is very similar to a MOSFET circuit and consists of two matched transistors, Q and Q whose emitters is joined together and biased by a constant-current source I. The latter is usually impleme of by a transistor circuit of the type studied in Sections 7.4 and 7.5. Although each collection shown connected to the positive supply voltage T —through a resistance R —this connected is not essential to the operation of the differential pair that is in some applications the collectors may be connected to current sources rather than resistive loads. It is essethough, that the collector circuits be such that Q and Q never enter saturation




Figure 8.15 The basic BJT differential-pair configuration.

8.3.1 Basic Operation

It see now the BIT differential pair works consider first the case of the two bases joined together indiconnected to a common-mode voltage V. Inside it is shown in Fig. 8. 6. or $v_0 = -1$, v_0 Since Q and Q are it atched and assuming an ideal bias current source I with in the current I will remain constant and from symmetry that I will fix delegably between the two devices. Thus $v_0 = v_0 = I/2$, and the voltage at the




Figure 8.16 Deferent medes of operation of the BH of terental poor (a) he differential per with a minimal mode input voltage (b) the differential per with a flarge differential terential part with a major differential reput sterilist of polarity opposite to that in (b) (d) the differential part with small differential rights girll. Note that we have a sumed the bias content source I to be ideal (i.e. It has an infinite output resistance) and thus I remains constant with the change in I'com




Figure 8.16 continued

emitters will be l=1 where as the base emitter voltage rassamed in Fe S hard, approximately 0.7 V corresponding to in emitter current of I/2. The voltage at each cold will be $l=-\alpha IR$, and the difference in vortage between the two collectors will be zero.

Now let us vary the value of the common mode input voltage I. Obviously as one Q and Q remain in the active region and the current source I has sufficiently chartered it to operate properly the current I will still divide equally between Q and Q and there ages at the collectors will not change. Thus the differential pair dies not respond to Q rejects) changes in the common-mode input voltage.

As another experiment, let the voltage — be set to a constant value, say zer r grounding B ρ , and let — $\rho+1$ V, see Fig. 8.16b. With a bit of reasoning it can be see the Q will be on and conducting all of the current I and that Q will be oft. For Q, to be twith I = 0.7 V, the enalter has to be at approximately $\rho 0.8$ V, which keeps the the Q reverse biased. The collector voltages will be $\rho = 1$ with $\rho = 1$.

Let us now change — to -1.V chiz -8.16c). Again with some reason light can be -c that Q will turn off, and Q will carry all the current I. The common confitter will be af -1.5c which means that the FB1 of Q will be reverse brased by 0.3.V. The confector voltages c be $v_{CC} = V_{CC}$ and $v_{CZ} = V_{CC} - \alpha I R_{CC}$

From the foregoing we see that the differential pair certainly responds to condifference mode (or differential) signals. In fact, with relatively small difference considered able to steer the entire bias current from one side of the pair to the other. This conditions property of the differential pair allows it to be used in logic circuits, as sides demonstrated in Chapter 14.

To use the BTF differential pair as a linear amplifier, we apply a very small differential taltest millivolts), which will result in one of the transistors conducting a subject $I/2 + \Delta I$ the current in the other transistor will be $I/2 - \Delta I$ with ΔI being proportion to the difference input voltage (see Fig. 8 16d). The output voltage taken between the collectors will be $2\alpha\Delta IR_c$ which is proportional to the differential input signal I small signal operation of the differential pair will be studied shortly

8.9.1 nd = 1 and not the circuit of Fig. 1.8.2. Assume that 1, of a conducting transistor is approximately 0.7 V and that $\alpha = 1$




Figure E8.9

8.3.2 Input Common-Mode Range

Refer to the circuit in Fig. 8 16(a). The allowable range of Toy is determined at the upper end by Q_1 and Q_2 leaving the active mode and entering saturation. Thus

$$V_{CMmax} \simeq V_C + 0.4 = V_{CC} - \alpha \frac{I}{2} R_C + 0.4$$
 (8.66)

range is determined by the need to provide a certain minimum The lower end of the 1 voltage V_{CS} across the current source I to ensure its proper operation. Thus,

$$V_{CMmin} = -V_{EE} + V_{CS} + V_{BE} \tag{8.67}$$

Ans. -1.5 V to +1 9 V

8.10 Determine the input common-mode range for a hipolar differential amplifier operating from +2.5-1 power supplies and biased with a simple current source that delivers a constant current of 0.4 mA, and tequires a minimum of 0.3 V for its proper operation. The collector resistances $R_{\rm c} = 5~{\rm k}\Omega$

8.3.3 Large-Signal Operation

We now present a general analysis of the BJT differential pair of Fig. 8.15. If we denote the voltage at the common emitter by v_i and neglecting the Early effect, the exponential relationship applied to each of the two transistors may be written

$$I_{E1} = \frac{I}{\alpha}e \tag{8.68}$$

$$i_{\mathcal{E}2} = \frac{I_S}{\alpha} e^{(v_B; -v_E)/V_I}$$
 (8.69)

These two equations can be combined to obtain

$$\frac{t_{E1}}{t_{E2}} = \epsilon^{(v_{B1} - v_{B2})/1}$$

which can be manipulated to yield

$$\frac{i_{E1}}{i_{E1} + i_{E2}} = \frac{1}{1 + e^{(v_{B2} - v_{B1}) \times V_T}}$$
 (8.70)

$$\frac{i_{E2}}{i_{F1} + i_{E2}} = \frac{1}{1 + e^{(\nu_{B1} - \nu_{B2}) \times \nu_{T}}}$$
(8.71)

The circuit imposes the additional constraint

$$i_{E1} + i_{E2} = I ag{8.72}$$

Using Eq. (N.72) together with Eqs. (N.70) and (N.71) and substituting

$$i_{E1} = \frac{I}{1 + e^{-v_{ig}/T_T}}$$
 (8.73)

$$i_{E2} = \frac{I}{1 + e^{v_{ij}/V_T}}$$
 (8.74)

The collector corrects t and t can be obtained simply by multiplying the emitter current in Eqs. (8.73) and (8.74) by α , which is normally very close to unity.

The fundamental operation of the differential amplifier is illustrated by Eqs. (8.74). First note that the amplifier responds only to the difference voltage. That so $t = t_{ij}$, the current I divides equally between the two transistors irrespective of t value of the common-mode voltage V_{con} . This is the essence of differential-amplifier operation, which also gives rise to its name

Another important observation is that a relatively small difference voltage ϵ , will case the current I to flow almost entirely in one of the two transistors. Figure 8.17 shows a positive two collector currents (assuming $\alpha=1$) as a function of the differential input signal. It is a normalized plot that can be used universally. Observe that a difference voltage of about 4I = (-100 meV) is sufficient to switch the current almost entirely to one side of the BII p. Note that this is much smaller than the corresponding voltage for the MOS pair -2I = II fact that such a small signal can switch the current from one side of the BII differential pair the other means that the BII differential pair can be used as a fast current switch. Chapter ϵ




Figure B.17 Transfer characteristics of the BJT differential pair of Fig. 8.15 assuming $\alpha = 1$.

In a nonlinear transfer characteristics of the differential pair, shown it. Fig. 8-17, will not be ablifted at vibriller in this chapter. Rather, in the following we shall be interested specifically in the application of the differential pair as a small signal amplifie. For disspurpose, the difference in partisizaral is a nated to less than about 4 = 2 in order that we may operate on linear segment of the characteristics around the madpoint v (in Fig. 8-17).

Before leaving the large signal operation of the differential BIT pair we wish to point out an effective technique frequently employed to extend the linear range of operation. It consists it including two equal resistances K in series with the emitters of Q and Q, as shown in Eq. 8.18(a). The resulting transfer characteristics for three different values of R are sketched in Eq. 8.18(b). Observe that expansion of the linear range is obtained at the expense of reduced G_{ij} (which is the slope of the transfer curve at G_{ij} (0) and hence reduced gain. This call should come as a compute, R here is performing it exactly the same way as the emitter teststance R' does in the CT amplifier with emitter degeneration (see Section 6.6.4). Finally, we also note that this linearization technique is in effect the bipolar confideration the technique employed for the MOS differential pair $G_{ij}(S_i)^T$. In the latter case, however, G_{ij} was varied by changing the transistors' WZ ratio, a design tool with no counterpart in the BJT.

8.11 For the BH differential pair of Fig. 8.15, find the value of input differential signal that is sufficient to cause $t_{E1} = 0.99I$.

Ans. 115 mV




Figure 8 18 The transfer characteristics of the BJT differential pair (a) can be linearized (b) (i.e., the linear range of operation can be extended) by including resistances in the emitters.

8.3.4 Small-Signal Operation

In this section we shall study the application of the BJT differential pair in small-signaamphification Figure 8 19 shows the BJT differential pair with a difference voltage signal by applied between the two bases. Implied is that the do level at the input -that is, the commonmode input voltage has been somehow established. For instance, one of the two pp terminals can be grounded and applied to the other input terminal. Alternative v. to differential amplifier may be fed from the output of another differential amplifier in the latter case, the voltage at one of the input terminals will be $V_0 + \frac{1}{2}$ while that the other input terminal will be $l_{xy} = \frac{1}{2}$




Figure 8.19 The currents and voltages in the differential amphilic when a small differential input signation applied.

The Collector Currents When v_{td} is Applied For the circuit of Fig. 8-19, we may use Eqs. (8.73) and (8.74) to write

$$\tau = \frac{\alpha I}{1 + c} \tag{8.75}$$

$$\frac{1+\epsilon}{\alpha l} = \frac{\alpha l}{1+\epsilon^{l+1}}$$

$$(8.76)$$

Multiplying the numerator and the denominator of the right hand side of Eq. (8.75) by $\rho^{0} e^{i2P}$ gives

$$t_{C1} = \frac{cde^{-2\gamma_t}}{e^{-\gamma_t}}$$

Assume that $v_{\omega} \le 2V_{\tau}$. We may thus expand the exponential e^{t} in a series and retain only the first two terms:

$$r_1 = \frac{\alpha l(1+\alpha_1, 21_1)}{1+\alpha_2 21_2+1+\alpha_3 21_3}$$

Hus

$$t_{i} = \frac{\alpha I}{2} + \frac{\alpha I}{237} \frac{\alpha}{2} \tag{8.77}$$

Similar manipulations can be applied to Eq. (8.76) to obtain

$$r_{c,z} = \frac{\alpha t}{2} - \frac{\alpha t r_{c,z}}{24r_z 2} \tag{8.38}$$

Equations (8.77) and (8.78) tell us that wher 0, the bias current I divides equally between the two transistors of the pair. Thus each transistor is biased at air emitter current of I.2. When a 'small-signal' — is applied differentially it at between the two bases), the collector current

0

of Q_1 increases by an increment i_c and that of Q_2 decreases by an equal amount. This ensures that the sum of the total currents in Q_1 and Q_2 remains constant, as constrained by the current source bias. The incremental (or signal) current component i_c is given by

$$i_c = \frac{\alpha I}{2V_T} \frac{v_{s,t}}{2} \tag{8.79}$$

Equation (x 29) has an easy in specimen. This more from the source by of the conditions the differential serial of should divide equally between the base of a unctions of the two transistors. Thus the total base of in their voltages will be

$$|v_{BF}|_{Q^{\dagger}} = V_{BF} + \frac{v_{cd}}{2}$$

$$v_{BE}|_{Q2} = V_{BE} - \frac{\pi}{2}$$

where t is the de BL voltage of responding to an entitle current of I/2. In a foreith lector current of Q who herease P/Q = 2 and the collector current of Q with here Q = 2. Here Q denotes that a use a dual area of Q and of Q, which are equal as 1 = 0.

$$g_m = \frac{I_C}{V_T} = \frac{\alpha l/2}{V_T} \tag{8.80}$$

Thus Eq. (8.19) simply states that $i_i = g_m v_{id}/2$.

An Alternative V ewpoint t, here is in extremely isotable in it we interpreted in the resistance t above. Assume the current source t to be ideal. Its incremental resistance then will be intime. Thus the t-trace t-appears across a total resistance of $2r_e$, where

$$r_e = \frac{V_I}{I_E} = \frac{V_I}{I/2} \tag{881}$$

Correspondingly, there will be a signal current i_e , as illustrated in Fig. 8.20, given by

$$i_e = \frac{v_{id}}{2r_e} \tag{8.82}$$





Figure 8.20. A implication of the formula in the second of


Figure 8 21 A differential amplifier with emitter resistance. Of Iv signal qualities are shown in 10 or)

Thus the collector of Q_i will exhibit a current increment—and the collector of Q_i will exhibit a current decrement i_i :

$$q_1 = \frac{\alpha}{2r} = g_1 \frac{\gamma}{2} \tag{5.83}$$

Note that in Fig. 8.20 we have shown signal quantities only. It is implied, of course, that each true istor is biased at an emitter current of 1/2.

This arctified of analysis is particularly useful when resistances are included in the emittire is street in 172 S.21. For this circuit we have

$$\frac{2}{2r+2R} \tag{8.84}$$

Input Differential Resistance. Unlike the MOS differential an infinite input resistance, the bipolar differential pair exhibits a finite input resistance, a result of the finite β of the BJT.

The input differential resistance is the resistance seen between the two bases, that is it is necesstance seen by the differential input signal. For the differential amphities in Figs. 8–9 at 18.20 it can be seen that the base current of Q shows an increment t_0 and the base current of Q shows an eigenvalue of decrement

$$r = \frac{e^{-\epsilon}}{\beta + 1} = \frac{2r}{\beta + 1} \tag{8.85}$$

Thus the differential input resistance R_{ij} is given by

$$R = \frac{1}{l} + (\beta + 1)2l - 2$$
 (8.86)

This result is just a restatement of the familiar resistance reflection ride manely $n_{\rm coop}$, see tetween the work axes is qualite in the resistance in the emitter creating manaphed to $p_{\rm coop}$. We carremptoy this rule to find the input differential resistance for the circuit in Fig. 8.2. ii

$$R_{id} = (\beta + 1)(2r_e + 2R_c)$$
 (8.87)

Differential Voltage Gain. We have established that for small difference i put $v_{ij} = 21$ i.e. smaller than about 20 in V_{ij} the collector currents are z ven by

$$i_{C1} = I_C + g_m \frac{\tau_{id}}{2} ag{881}$$

$$i_{C2} = I_C - g_m \frac{d}{2} ag{8.89}$$

where

$$I_C = \frac{\alpha I}{2} \tag{8.96}$$

Thus the total voltages at the collectors will be

$$v_{C1} = (V_{CC} - I_C R_C) - g_m R_C \frac{\epsilon_{cd}}{2}$$
 (891)

$$v_{C2} = (V_{CC} - I_C R_C) + g_m R_C \frac{c_{cd}}{2}$$
 (8.92)

The quantities in parentheses are simply the de voltages at each of the two collectors.

As in the MOS case, the output voltage's gual of a bipolar differential amplifier on be a differential or e-between the two collectors.

The differential gain of 1 ferential amplifier will be

$$A_d = \frac{v_{od}}{v_{od}} = g_m R_C \tag{8.93}$$

For the differential amplifier with resistances in the counter leads (Fig. 8.2), inclifiential gain is given by

$$A_d = \frac{\alpha(2R_C)}{2r_e + 2R_e} \simeq \frac{R_C}{r_c + R_e}$$
 (8.94)

This equation is a familiar one. It states that the voltage zero is equal to the ratio of $m^{-\epsilon}$ revolunce in the confector (n,n,t)/2R is to the total revolunce in the emitter consists $x^{-\epsilon}$.

The Differential Half-Circuit As in the MOS case, the differential gain of the BH a terential amplifier can be obtained by considering its differential half circuit. Figure 8.2. shows a differential amplifier fed by a differential 8 gnal — that is applied in a complementary (push pull or balanced) manner. That is, while the base of Q is raised by — 2, the not Q is lowered by — 2. We have also included the cutput resistance R, of the base of the base of Q is lowered by — 2. We have also included the cutput resistance R, of the base of the base of the emitters will be zero. Thus, a circuit is equivalent to the two common emitter amplifiers shown in Fig. 8.22(b), where 8 of the two trans stors is biased at an emitter current of I/2. Note that the finite output resistance R, of the current source will have no effect on the operation. The equivalent circuit in Fig. 8.22(b) is valid for differential operation only.

In many applications the differential amplifter is not fed in a complementary fashion, tather the input signal may be applied to one of the input terminals while the other terminal




Figure 8.22 For a steel of the BT afferent ill anymore in (abit the type on moneymitter ampatiers in the increase of a complex on a ford forence in a towards better of the two common emitter impulsers r by the associate the interesting on hills emalinguities strate, frequency response and so in of the differential amplifier




Figure 8 23 The differential amphifier fed in a single-ended fashion.

is a minded, as snown in Fig. 8.23. In this case the signal voltage at the emitters will not be Zero, and thus the esistance R_{ij} will have an effect on the operation. Nevertheless, if R_{ij} is $ar_2/(R_{\odot} - r_0)$ is is usually the case, the r_0 will still divide equally approximately) between the tax junctions, as shown in Fig. 8.23. Thus the operation of the differential portain in the case will be a most identical tent the case of symmetric feed, and the common-emitter equivalence can still be employed.

vell similar results about the performance of the differential amplifier. Thus only one is production and vice the differential small signal operation of the differential amplifier, and it

Note that R_{ij} appears in parallel with the much smaller r_i of Q_i



Figure 8 24 Teneric result in de l'actific en a l'et l'er net et ne grant et l'actific et l'er net et l'actific et l'er net et l'actific et l'er net e

is known as the differential half-circuit. If we take the common entitle transister ledw ± 2 as the differential half-circuit and replace the transistor with its low tright-equivalent circuit in delific circuit in Light-S 24 results in evaluating the model of a region r_{\perp} , g_{\parallel} and r_{\parallel} we must recall that the half-circuit is biased at I/2. The voltage gain r_{\parallel} is differential amplifier is equal to the voltage same of the half-circuit inflates.

$$A_d = g_m(R_c \parallel r_n) \tag{8.95}$$

The input differential resistance of the differential amplifier is twice that a lather sall area that $s \ge 1$. Finally, we note that the differential half each of the implifier of Fig. 82. common-emitter transistor with a resistance R_i in the emitter lead.

8 3 5 Common-Mode Gain and CMRR

Figure 8.25 shows a bipolar differential amportion with an involve common in decomposition. Here $R_{\rm co}$ is the output resistance of the bias carried source L. We wish the voltages that result from the collectors of Q and Q are the two collectors. Toward material we make use of the **common-mode half-circuls** shown in Eq. 8.25(b). The signal that appears at the collector of Q in response v_{tom} will be

$$v_{o1} = -\frac{\alpha R_C}{r_c + 2R_{FF}} v_{con}$$
 (8.96)

Similarly, v_{o2} will be

$$v_{c2} = -\frac{\alpha R_C}{r_c + 2R_{FE}} n_{tem} \tag{8.97}$$

where we have neglected the transistor x= for simplicity. The differential outputs x=0 can be obtained as

$$|\psi_{od}=\psi_{o2}-\psi_{o3}=0$$

Thus, while the voltages at the two collectors will contain common-mode noise of merkence conponents the output differential voltage will be free from such interference its condition, however is based on the assumption of perfect matching between the two sites the differential amplifier. Any magnitude will result in adjusting a component propertional to the first example consider the case of a mismatch. R_C between the two so he resistances: If the collector of Q_1 has a collector resistance R_C

625




Figure 8.25 (a) The differential amplifier fed by a common more repet schall (b) Equivalent "half circuits" for common-mode calculations

indice of ector of r = ris a collector resistance (k + V) +

La besite of at appropriate will be

at a contraction and continuous be-

$$V = \frac{e^{NR}}{2R} \frac{e^{NR}}{r} * r_c$$
 (8.98)

Since $r = -2R = r_{\rm eff} (8.98)$ can be approximated and written in the form

$$\frac{R}{2R} = \frac{\sqrt{R_0}}{R} \tag{8.99}$$

The common modern petron ratio car now be to and from

test starth using Eqs. (8.93) are (8.99), with the result that

CNIRE
$$(2z,R) \rightarrow \frac{\lambda k}{R_s}$$
 (8400)




Figure 8.26 (a) Delimitor of the riput control more resistance & (b) is quivilent our not half-circuit.

which is similar in form to the expression for the MOS pair. Eq. (8.50.) This to obtain high CMRR, we design the current source to have a large output resistance R—and so, for close matching of the collector resistances.

Common-Mode Input Resistance The definition of the common mode input resistance R_{∞} is illustrated in Fig. 8.26(a). Figure 8.26(b) shows the equivalent common mode circuit, its input resistance is $2R_{\infty}$. The value of $2R_{\infty}$, can be determined by analyzing hydricuit of Fig. 8.26(b) while taking r_{∞} into account (because R_{∞} and R_{∞} can be equal to larger than, r_{∞}). The analysis is straightforward but tedious and can be shown. Problem 8.56 to yield the following result.

$$R_{icm} = \beta R_{EE} \frac{1 + R_C / \beta r_o}{1 + \frac{R_C + 2R_{EE}}{r_o}}$$
(8.101)

Trainiple 8.4

The differential amplifier in Fig. 8.27 uses transistors with $\beta = 100$. Evaluate the following

- (a) The input differential resistance R
- (b) The overall differential voltage gain ((neglect the effect of r_o).
- (c) The worst-case common mode gain if the two collector resistances are accurate to within ±1%
- (d) The CMRR, in dB
- (e) The input common mode resistance (assuming that the Farly voltage $V_4 = 100 \ {\rm V}$).




Figure 8 27 Circuit for Example 8.4.

Solution

(a) Each transistor is biased at an emitter current of 0.5 m.A. I hus

$$r_e = r_{eY} - \frac{V_f}{I} = \frac{25 \text{ mV}}{0.5 \text{ mA}} = 50.42$$

The input differential resistance can now he tourd as

$$R_{\rm eff} = 2(\beta+1)(r_c+R_{\odot})$$

$$= 2+101+(50+150) \simeq 40~{\rm k}\Omega$$

(b) The voltage gain from the signal source to the bases of Q, and Q is

$$\frac{1}{R_{-8} + R_{-8}} = \frac{R_{-8}}{R_{-8} + R_{-8}} = 0.8 \text{ V}$$

The voltage gain from the bases of ne output is

Example 8.4 continued

$$= \frac{2R_C}{2(r_c + R_E)} = \frac{2 \times 10}{2(50 + 150) \times 10^{-3}} = 50 \text{ V/V}$$

The overall differential voltage gain can now be found as

$$A_d = \frac{v_{od}}{v_{sig}} = \frac{v_{id}}{v_{sig}} \frac{v_{od}}{v_{id}} = 0.8 \times 50 = 40 \text{ V/V}$$

(c) Using Eq. (8.99),

$$|A_{cm}| = \frac{R_C}{2R_{EE}} \frac{\Delta R_c}{R_C}$$

where $\Delta R_c = 0.02 R_c$ in the worst case. Thus,

$$|A_{cm}| = \frac{10}{2 \times 200} \times 0.02 = 5 \times 10^{-4} \text{ V/V}$$

(d) CMRR = $20 \log \frac{|A_d|}{|A_{cm}|}$

$$= 20 \log \frac{40}{5 \times 10^{-4}} = 98 \text{ dB}$$

$$r = \frac{V_4}{I/2} = \frac{100}{0.5} = 200 \text{ k}\Omega$$

(e) Using Eq. (8 101).

$$R_{m} = 6.6 \,\mathrm{M}\Omega$$

8.12 For the circuit in $\Gamma(g, 8, 19)$ let $\Gamma(1, mA, 1) = -8 \times R + 10 \times 12$ with $\alpha = 1$ and all the input volume the $\alpha = 3 + 0$ into 8 in $2\pi + 0$ into volls and $\alpha = 3 + 0$ into 8 in $2\pi + 0$ into volls (a) It the all states specified to have $\alpha = 0$ for 7 value of ector current of 1 m 3 find the voltage at the emitters of Find g for each of the two transistors (c) Find the voltage between the two collectors (f) Find the gain experiences by the 1000 Hz signal

Ans. (a) 4.317 V; (b) 20 mA/V; (c) $t = 0.5 \pm 0.1 \sin 2\pi + 10.00 t \text{ m} \text{ A} \text{ and } t = 0.5 = 0.1 \sin 2\pi + 10.00 t \text{ m} \text{A}, (d) = \pm 10 = 1 \sin 2\pi + 10.00 t \text{ V} \text{ and } t = 10 \pm 1 \sin 2\pi + 0.00 t \text{ N}, (e) = 2 \sin 2\pi + 10.00 t \text{ N}, (f) 20.0 \text{ V}$

8.13 A bipolar differential amplifier utilizes a simple (i.e. usingle (1) transistor) climen source to supply a bias current I of 200 μ A and simple current-source loads formed by pnp transistors. For all transistors $\beta = 100$ and $T_{ij} = 10$ λ . Find $g_{ij} = T_{ij}$, $R_{ij} = T_{ij}$, $R_{ij} = T_{ij}$, $R_{ij} = T_{ij}$, which is their $\alpha = 10$ λ . And $R_{ij} = T_{ij}$, nd $R_{ij} = T_{ij}$, nd $R_{ij} = T_{ij}$, $R_{ij} = T_{$

Ans. 4 mA V, 100 kΩ 400 V V, 80 kΩ, 50 kΩ, 86 dB 1.67 MΩ

8.4 Other Nonideal Characteristics of the Differential Amplifier

8 4 1 Input Offset Voltage of the MOS Differential Pair

Consider the basic MOS differential amplifier with both inputs grounded, as shown in 1/2/8/28(a). If the two sides of the differential pair were perfectly matched (i.e., Q) and Q contical and R = R - R), then current I would split equally between Q and Q, and I, would be zero. But practical circuits exhibit mismatches that result in a do output voltage I even with both inputs grounded. We call I the **output do offset voltage**. More commonly, we divide I, by the differential gain of the amplifier, I, to obtain a quantity known as the **input offset voltage**, V_{OS} .

$$V_{OS} = V_O/A_d \tag{8.102}$$

We can see that if we apply a voltage A between the input terminals of the differential impatter, then the output voltage with be reduced to zero (see Fig. 8.28b). This observation gives rise to the usual definition of the input offset voltage. It should be noted however, that since the offset voltage is a result of device mish atches, its polarity is not known a priori

Three factors confribute to the dc offset voltage of the MOS differential pair imismatch in addresistances in ismatch in WI, and mismatch in V. We shall consider the three contributing factors one at a time

For the differential pair shown in Fig. 8.28(a) consider first the case where Q and Q are perfectly matched but R_{D1} and R_{D2} show a mismatch ΔR_D ; that is,

$$R_{D1} = R_D + \frac{\Delta R_D}{2}$$
 (8.103)




Figure 8.28 (a) The MOS inferential part with both aparts greanded. Owing to device and resistor at these other tede output of the excitables (b) Application of a voltage equal to the input offset voltage V_0 to the input terminals with opposite polarity reduces V_0 to zero.

0

$$R_{D2} = R_D - \frac{\Delta R_D}{2} \tag{8.104}$$

Because Q and Q are matched the current I will split equally between them. Nevertholibecause of the mismatch in load resistances, the output voltages I and I will be

$$V_{D1} = V_{DD} - \frac{I}{2} \left(R_D + \frac{\Delta R_D}{2} \right)$$

$$V_{D2} = V_{DD} - \frac{I}{2} \left(R_D - \frac{\Delta R_D}{2} \right)$$

Thus the differential output voltage V_o will be

$$V_O = V_{D2} - V_{D1}$$

$$= \left(\frac{I}{2}\right) \Delta R_D \tag{8 105}$$

The corresponding input offset voltage is obtained by dividing V by the gain $g \in \mathbb{R}$ and g stituting for g_m from Eq. (8.30). The result is

$$V_{OS} = \left(\frac{V_{Ob}}{2}\right) \left(\frac{\Delta R_D}{R_D}\right) \tag{8.106}$$

Thus the offset voltage is directly proportional to V and, of course, to $\Delta R/R$. As may ple, consider a differential pair in which the two transistors are operating at an overfacture of 0.2 V and each drain resistance is accurate to within $\pm 1/r$. It follows that worst-case resistor mismatch will be

$$\frac{\Delta R}{R} = 0.02$$

and the resoluting input offset voltage will be

Next consider the effect of a mismatch in the B/L ratios of Q_1 and Q_2 , expressed as

$$\frac{H}{I} = \frac{H}{I} + \frac{1}{2} \wedge \frac{IV}{I}$$
 (8 107)

$$\frac{H}{I} = \frac{H}{I} = \frac{1}{2} \Delta \frac{H}{I} \tag{8.108}$$

Such a mismatch causes the current I to no longer divide equally between Q_1 and Q_2 . Rather because I = I, the current conducted by each of Q and Q will be proportional to its ML ratio, and we can easily show that

$$I = \frac{I}{2} \left[1 + \frac{\Delta(H - I)}{2(H - L)} \right]$$
 (8.10%)

$$I = \frac{I'}{2} 1 - \frac{\Delta(H - I)}{2(H - I)}$$
 (8.110)

Dividing the current difference,

$$\frac{1}{2} \frac{\Delta(B/I)}{(B/I)}$$

by 2, gives the input offset voltage, due to the mismatch in # 1 values). Thus

$$I = \frac{V_{\star}}{2} - \frac{\Delta(B^*I)}{(B^*I)} \tag{8.111}$$

Here again we note that $V_{\partial S}$ resulting from a (W/I) mismatch, is proportional to $I_{\partial S}$ and, as expected, $\Delta(W/L)$.

Enally, we consider the effect of a mismatch Al-between the two threshold voltages.

$$1 = 1 + \frac{\Lambda I}{2} \tag{8.112}$$

$$I = I - \frac{\Delta I}{2} \tag{8.113}$$

The current I will be given by

$$I = \frac{1}{2}k'\frac{H}{l} + \frac{\Delta l}{2}$$
$$= \frac{1}{2}k'\frac{H}{l}(1 - l)\left[1 - \frac{\Delta l}{2(l_{\perp} - l_{\perp})}\right]$$

which, for $\Delta V_i \ll 2(V_{GS} - V_i)$ [that is, $\Delta V_i \ll 21$], can be approximated as

$$I_1 = \frac{1}{2}k'_n \frac{W}{L}(V_{GS} - V) - 1 - \frac{\Delta V}{V_{GS} - V}$$

Similarly,

$$I = -\frac{1}{2}k'\frac{W}{I}(1) \qquad V + 1 + \frac{\Delta V}{V_{\infty} - V_{0}}$$

We recognize that

$$\frac{1}{2}k(\frac{W}{I}(1-1))^* = \frac{I}{2}$$

and the current increment (decrement) in $Q_2(Q)$ is

$$\Delta I = \frac{I}{2} \frac{\Delta V_i}{I_{i,j} I_{i,j}} = \frac{I}{2} \frac{\Delta I_{i,j}}{I_{i,j}}$$

Dividing the current difference 2M by g_1 gives the input offset voltage (due to M). Thus,

$$V_{\perp} = M \tag{8.114}$$

we note that since the three sources for offset voltage are not correlated, an estimate of the tetal application of the tetal applications are not correlated.

$$I_{ij} = \sqrt{\frac{I_{ij}}{2}} \frac{\Delta R_{ij}}{R} + \frac{I_{ij}}{2} \frac{\Delta (W|I)}{W|L} + (\Delta V_i)^2$$
 (8.115)

We are skipping a step in the derivation: Rather than multiplying the current difference by $R_{\rm c}$ and dividing the resulting output offset by $A_{\rm d}=g_{\rm m}R_{\rm c}$, we are simply dividing the current difference by $g_{\rm m}$

For the MOS differential pair specified in Exercise 8.4 find the three components of the input offset voltage. Let $\Delta R_p/R_p = 2\%$, $\Delta (W/L)/(W/L) = 2\%$, and $\Delta V_c = 2$ mV. Use Eq. (8.115) to obtain an estimate of the total V_{os} Ans. 2 mV; 2 mV; 2 mV; 3.5 mV

8.4.2 Input Offset Voltage of the Bipolar Differential Amplifier

The offset voltage of the bipolar differential pair shown in Fig. 8 29(a) car, be determined a manner analogous to that used above for the MOS pair. Note: however, that in the hipcase there is no analog to the 1 mismatch of the MOSELI pair. Here the output is results from mismatches in the load resistances R_{ij} and R_{ij} and from junction area ρ_{ij} other mismatches in Q and Q. Consider first the effect of the load mismatch. Let

$$R_{C1} = R_C + \frac{\Delta R_c}{2} \tag{8116}$$

$$R_{C2} = R_C - \frac{\Delta R_C}{2} \tag{8.117}$$

and assume that Q and Q are perfectly matched. It follows that current I will its decign between Q_1 and Q_2 , and thus




Figure 8.29 (a) the BH differential pair with both inputs grounded. Device insimatches tesde output + (b) Application of the application to the splitter to the transfer term and the particular to the superior and the splitter to the superior and the polirity reduces I to zero.

$$1, = 1, \qquad \frac{\alpha l}{2} - R_c + \frac{\Delta R}{2}$$

$$1 = 1 - \frac{\alpha l}{2} - R_c - \frac{\Delta R}{2}$$

Thus the output voltage will be

$$V_O = V - V$$
 $\alpha (\frac{I}{2} + \Delta R)$

and the input offset voltage will be

$$I = \frac{\alpha(I/2)(\Delta R_s)}{4s} \tag{S.118}$$

Substituting $A_d = g_m R_c$ and

$$z_{+} = \frac{\alpha l}{1} \cdot \frac{2}{l}$$

gives

$$\frac{\Lambda R}{R} \tag{8.119}$$

An important point to note is that in comparison to the corresponding expression for the MOS pair (Eq. 8.106) here the offset is proportional to Γ rather than $\Gamma_{\perp} = 2/\Gamma$ at 25 mV is 3 to 6 times lower than $\Gamma_{\perp} = 2/\Gamma$ Hence bipolar differential pairs exhibit lower offsets than the r MOS counterparts. As an example, consider the situation of collector resistors that are accurate to within $\pm 1/\Gamma$. Then the worst case mismatch will be

$$\frac{\Delta R}{R_{\odot}} = 0.02$$

and the resulting input offset voltage will be

$$|V_{os}| = 25 \times 0.02 = 0.5 \text{ mV}$$

Next consider the effect of mismatches in transistors Q and Q. In particular, let the transistors have a mismatch in their emitter-base junction areas. Such an area mismatch gives rise to a proportional mismatch in the scale currents I,

$$I_s = I_s + \frac{M}{2} \tag{8.120}$$

$$f_{+} = f_{+} = \frac{M}{2} \tag{8.121}$$

Refer to Fig. 8.29(a) and note that $V_{BE1} = V_{BE2}$. Thus, the current I will split between Q and Q_2 in proportion to their I_S values, resulting in

$$I = -\frac{I}{2} + \frac{\Delta I}{2I_s} \tag{8.122}$$

$$I = -\frac{I}{2} + \frac{\Delta I_s}{2I_s}$$
 (8.123)

It to lows that the output offset voltage will be

$$1, \quad \alpha \stackrel{f}{=} \frac{M_s}{l} R_s$$

and the corresponding input offset voltage will be

$$|V_{OS}| = V_T \left(\frac{\Delta I_S}{I_S}\right) \tag{8 124}$$

As an example, an area mismatch of 4° gives rise to 3l-7=0.04 and an input ϵn voltage of 1 mV. Here again we note that the offset voltage is proportional to 1 rational to the much larger l which determines the offset of the MOS pair due to 3 is mismatch.

Since the two contributions to the input offset voltage are usually not correlated an mate of the total input offset voltage can be found as

$$V_{OS} = \sqrt{\left(V_T \frac{\Delta R_C}{R_C}\right)^2 + \left(V_T \frac{\Delta I_S}{I_S}\right)^2}$$

$$= V_T \sqrt{\left(\frac{\Delta R_C}{R_C}\right)^2 + \left(\frac{\Delta I_S}{I_S}\right)^2}$$
(8.125)

There are other possible sources for input offset voltage such as mismatches in the aes of β and ℓ . Some of these are investigated in the end of chapter problems $F_{\rm inv}$ should be noted that there is a popular scheme for compensating for the offset active involves introducing a deliberate in ismatch in the values of the two collector residuant that the differential output voltage is reduced to zero when both input terminal grounded. Such an **offset-nulling** scheme is explored in Problem 8.85.

8 4 3 Input Bras and Offset Currents of the Bipolar Differential Amplifier

In a perfectly symmetric differential pair the two input terminals carry equal deciare, that is,

$$I_n = I = \frac{I 2}{\beta + 1} \tag{8.126}$$

This is the input bias current of the differential amplifier.

Mismatches in the amplifier circuit and most importantly a mismatch in β raise the simplified currents unequal. The resulting difference is the **input offset current** $\beta = 20$ ct.

$$I_{OS} = |I_{B1} - I_{B2}| ag{8.127}$$

Let

0

0

$$\beta_1 = \beta + \frac{\Delta \beta}{2}$$

$$\beta - \beta = \frac{\sqrt{\beta}}{2}$$

then

$$I_{B1} = \frac{I}{2} \frac{1}{\beta + 1 + \Delta \beta / 2} = \frac{I}{2} \frac{1}{\beta + 1} \left(1 - \frac{\Delta \beta}{2\beta} \right)$$
(8.128)

$$I_{B^{2}} = \frac{I}{2} \frac{1}{\beta + 1 - \Delta \beta - 2} \simeq \frac{I}{2} \frac{1}{\beta + 1} \left(1 + \frac{\Delta \beta}{2\beta} \right)$$
(8.129)

$$I_{OS} = \frac{I}{2(\beta + 1)} \left(\frac{\Delta \beta}{\beta}\right) \tag{8.130}$$

Formally, the input bias current I_n is defined as follows:

$$I_B = \frac{I_B + I_{B2}}{2} - \frac{I}{2(\beta + 1)} \tag{8.131}$$

Thus

$$I_{OS} = I_B \left(\frac{\Delta \beta}{\beta} \right) \tag{8.132}$$

as an example a 10% \$\beta\$ mismatch results in an offset current that is one tenth the value of the input bias current

finally note hat a great advantage of the MOS differential pair is that it does not suffer from a finite input bias current or from mismatches thereof!

8.4.4 A Concluding Remark

We are ade his section by noting that the definitions presented here are identical to those tresented in Chapter 2 for op an ps. In fact, as will be seen in Chapter 12, it is the input circuit il stage in an op amp circuit that primarily determines the op a np do offset volt-.ge, input bias and offset currents, and input common-mode range.

A REPORT OF

8.15 To $\pm B$ I differential amoli for attliving transistors having $\beta = 100$, matched to 10% or better and areas that are matered to 10% or better along with collector resistors that are matered to 2% or better, find V_{OS} , I_B , and I_{OS} . The dc bias current I is 100 μ A. Ans. 2.55 mV, 0.5 μA; 50 nA

8.5 The Differential Amplifier with Active Load

The differential implifiers we have studied that far have been of the differential cutput varito that is the output is taken between the two drains (or two collectors) rather than between one of the drains (collecto s) and ground. Taking the output differentially has two najor advantages:

- 1. It decreases the common-mode gain and increases the common-mode rejection ratio CMRR) dramatically. Recall that while the dram (collector) voltages change somewhat in response to a common mode input signal, the difference between the drain collector) voltages remains essentially zero except for a small change due to the mismatches mevitably present in the circuit.
- 2. It increases the differential gain by a factor of 2 to dB) because the output is the diff ference between two voltages of equal magnitude and opposite sign




Figure 8.30 A antic stage 11 1 for and and a differential-in, single-ended-out stage A.,

These advantages are sufficiently compelling that it east the first stag is in IC hopsuch as an op amp is differential-in differential-out. Inc. differential transmissions signal on the emp also non-mixes as a seceptibility to employment with noise and interface which usually occur in a common-node tish on Nevertheless it is estady require. point to convert the signal from a Herential to single ended for instance, to connect off chip load. Figure 8 so snows a block diserian of a three stall any pliffer in which take two stages are of the differential in differential in type, and the third has a sense and output that is an output that is referenced to gro mo. We now address the quist on a coversion from differential to single-ended.

8.5.1 Differential to Single Ended Conversion

Figure 8.31 illustrates the simplest most basic approach for differential to such as conversion. It consists of simply renorms the diera current sund of the fideling to drain resistor altogether, and taking the cutput between the drain of O and steme 1 obvious drawback of this scheme is that we lose a factor of 2 (or 6 dB) in gain as a result of "wasting the drain signal current of Q_1 . A much better approach would be to find a way of utilizing the Jrain current signal of Q and that is exactly what the circuit we're be discuss accomplishes.



Figure 8-31. A surprobability northogen approach for differential to single-ended conversion.

8.5.2 The Active-Loaded MOS Differential Pair

Lances 32 ar shows a MOS differential pair formed by transistors Q and Q , loaded by a can at mirror formed by transistors Q and Q. To see how this circuit operates consider ast the quescer tor equilibrium state with the two input terminals connected to a devoltage equal to the common Gode equilibrium value in this case 0 V as shown in Fig. 8 32th) Assuming perfect in atching the bias current I divides equally between Q and Q. The drain cerrent of Q : 1/2 is fed to the input transistor of the inirror, Q. Thus, a replica of this cur is it is provided by the output transistor of the mirror. Q. Observe that at the output node the two currents 1/2 balance each other out leaving a zero current to flow out to the next stage the afold (not shown). If Q is perfectly matched to Q its drain voltage will track the voltas at the drain of Q , thus in equilibrium the voltage at the output will be $V_{ij} \sim V_{ij}$. It




Figure 8-32 (a) the rest of fooded MOS a Heres transport (b) The circuit at equilibrium assuming perfect matching, (c) The circuit with a differential input signal applied and neglecting the r_a of it transistors

should be noted however that in gractical implementations, there will alway a tamatches resulting in a net de current at the output. In the absence of a load te the p current will flow into the output resistances of (2), and (2) and thus can cause, and (3) tion in the output voltage from the ideal value. Therefore, this circuit is no resource that the de bias void ize at the output node is defined by a fiedback encontrather than his ply relying on the matching of Q and Q. We shall see how tris is dore leter

Next consider the circuit with a different diliput sixt dilipupple dito the circuit shown in Fig. 8 32(c). Since we are now investigating the small signal operation of the care we have removed the desupplies including the current source I. Also for the time being us ignore root all transistors. As high 8 32 (c) shows a virtual ground will level procommon-source termina of Q and Q. Trat sistor Q will conduct a fram signa curreand transistor () will conduct an equal but opposite current. The frame graph rent rot Q is fed to the input of the Q = Q minimal which responds by providing angle; the drain of Q. Now at the output node we have two currents each equal to which se together to provide an output carrent 2. It is this factor of 2, which is a result of the conmirror action, that makes it possible to convert the signal to single ended for a reliberathe output node and ground) with no loss of gain' If a load resistance is connected office put node, the corrent 2, flows through a and this determines the output voltage. I absence of a load resistance, the output voltalle is determined by the output current. the output resistance of the circuit, as we shall shortly see.

8.5 3 Differential Gain of the Active-Loaded MOS Pair

As we learned in Chapter 1, the output resistance it of the transistor plays a significant in the operation of active loaded amp, fiers. Increfore, we shall now take a dife as and derive an expression for the differential gain of the active loaded MDS differences pair. Unfortunately, because the circuit is not symmetrical a virtual ground will no doc 2 at the common source terminal contrary to the qualitative descript on presented a (where the research englected). Thus we will not be able to use the differential half or technique. Rather, we shall perform the derivation from first penciples. We will represent output of the circuit by the equivalent circuit shown in Lig. x 33 and find the short in transconductance G and the output resistance R. Then, the gain will be determine as G

Determining the Transconductance G 1124re S 34cm shows the circuit prepared determining G. Note that we have short circuited the output to ground in order to t. J.



Figure 8 33 () stpat equivalent circuit of the amplifier in Fig. 8.32(a) for differential input signals

Note that rather than replacing and transistor with its small-signal model, we are, for simplicity, us to the models implicitly. Thus we have judicidy out of each transistor and shown it separately so that the drain current (see sines 2)




Figure 8.34 Determining the short-circuit transcer ductance to a second of the active loaded MOS differential pair

Although the original circuit is not symmetrical, when the output is shorted to ground, the circuit becomes almost symmetrical. This is because the voltage between the drain of Q and ground is very small. This in turn is due to the low resistance between that node and ground which is almost equal to 1 g. Thus, we can now invoke symmetry and assume that a virtual ground will appear at the source of Q_1 and Q_2 and in this way obtain the equivalent circuit shown in Fig. 8.34(b). Here we have replaced the diode-connected transistor Q by its equivalent resistance $[(1/g_{m3})||r_{o3}]$. The voltage v_{g3} that develops at the common-gate node of the mirror can be found by multiplying the drain current of $Q_1(g_1, \dots, g_n)$, by the total resistance between the drain of Q_1 and ground.

$$y_{r} = \frac{1}{2} \| y_{r} \|_{L^{\infty}(\mathbb{R}^{3})}$$
 (8.133)

which for the usual case of r and r > (1/g)) reduces to

$$\frac{g}{g} = \frac{1}{2}$$
 (8.134)

This voltage controls the drain current of Q resulting in a current of Q_A . Note that the ground at the output node causes the currents in Q and Q to be zero. Thus the output current Q will be

$$e^{-x} = g = +g, = \frac{\pi}{2}$$
 (8.135)

Substituting for a from Eq. (8-134) gives

$$1 \quad \mathcal{L} \quad \frac{\mathcal{L}_{n_1}}{\mathcal{L}} \quad \frac{1}{2} \quad + \mathcal{L} \quad \frac{1}{2}$$

Now since g g and g g g, the current a becomes

0

from which G_m is found to be

$$G_m = g_m \tag{8.136}$$

Thus the short-circuit transconductance of the circuit is equal to z of each of the two r, sistors of the differential pair. Here we should note that in the absence of the carreit r action, G would be equal to $g \in \mathbb{R}$

Determining the Output Resistance R - Figure 8.38 shows the circuit for determine the output resistance R - Observe that we have set — to zero resulting in the greate nections at the gates of $\mathcal G$ and $\mathcal G$. We have applied a test voltage v_x in order to determine R

$$R_o \equiv \frac{v_x}{l_x}$$

Analysis of this circuit is considerably simplified by observing the current rosms around the circuit by simply following the circuit numbers. The current is material must exist at its source. It then enters Q exiting at the drain to feed the Q Q must exist at its source for the diode-connected transistor Q. The is much smaller than a next to current allows into the drain proper of Q. The neutron responds by providing Q is rent in the drain of Q, the relationship between and a can be determined by observational that at the output node

$$i = v_x / R_{o2}$$

where R_{-} is the output resistance of Q_{-} Now Q_{-} is a CG transistor and his nature. Lead the input resistance R_{-} of the CG transistor Q_{-} Noting that the load resistance




Figure 8.35 \sim , the determining R. The circled number indicate the order of Be masses \sim

¹⁵ That he is 34(a) is not perfectly symmetrical, the victage at the common sources that it is exactly zero. Nevertheless, it can be shown that the voltage will be very small transmit of a tance Gowal indeed be very crose to g

is $[(1/g_{m3}) || r_{o3}]$, which is approximately 1/2, we can obtain R_1 by using the expression for the input resistance of a CG transistor (adapt Eq. 2.35 by replacing the subscript 2 by 1).

$$R = \frac{1}{2} + \frac{R}{2}$$

$$= \frac{1}{2} + \frac{1}{2} + \frac{1}{2}$$

We then use this value of $R_{\rm ini}$ to determine $R_{\rm ini}$ using the expression in Eq. (7.38) as follows:

$$R = R + r + 2 + R$$

$$= \frac{1}{2r} + r + \frac{2}{2r} + \frac{2}{r}$$

which for g = 2 and 2 > 1 sields

$$R = 2r \tag{8.137}$$

Refund to the supput node, we write

Substituting for Resident from Eq. (\$137) we obtain

Th ..

which is an intuitively appealing result.

Determining the Differential Gain -Equations (S.136) and (S.138) can be combined to obtain the differential gain A_a as

$$1 \qquad (8.139) \qquad (8.139) \qquad 0$$

For the case $r_{o2} = r_{o4} = r$

$$\frac{1}{2} \frac{1}{2} \frac{1}{2} = \frac{1}{2} \tag{8.140}$$

where I is the intrinsic gain of the MOS transistor

854 Common Mode Gain and CMRR

Asthough its output is single ended, the active loaded MOS differential amplifier has a low common-mode gain and, correspondingly, a high CMRR. Figure 8.36cm shows the circuit with v_{ten} applied and with the power supplies eliminated except, of course, for the output resistance $R_{\rm gg}$ of the bias-current source I. Although the circuit is not symmetrical and hence




Figure 8.36 Analysis of the active baded MOS afferential implated to determine its confidence gain.

we cannot use the common-mode half-circuit, we can split R_i equally between Q and Q is a CS transistor with i is source degeneration resistance $2R_{ij}$.

Each of Q and Q together with their degeneration resistances can be replaced by equivalent circuits composed of a controlled source $G_{mem}v_{tem}$ and an output resistance R_{ol2} as shown in Fig. 8.36(c). To determine (r_m) , we short circuit the drain to ground, as shown in Fig. 8.36(d) for Q. Observe that $2R_n$ and r_m appear in parallel. Thus the voltage at r_m source terminal can be found from the voltage divider consisting of $1/g_{m1}$ and $(2R_{SS}||r_{ol})$ as

$$= \frac{(2R_{xy} || r_{xy})}{(2R_{xy} || r_{xy}) + (1 || g_{yy})}$$

The short-circuit drain current i_o can be seen to be equal to the current through $2R_{xx}$, thus,

$$I = \frac{r}{2R_{\infty}}$$

which leads to

$$G_{n-1} = \frac{\ell}{m} = \frac{1}{2R_{ss}}$$
 (8.141)

The output resistance $R = can be determined using the expression for <math>R_{\perp}$ of a CS transistor with an emitter degeneration resistance (Eq. 7.38) to obtain

$$R_{a1} = 2R_{SS} + r_{a1} + (g_{m1}r_{a1})(2R_{ss})$$
 (8.142)

Similar results can be obtained for Q_2 , namely, the same $G_{m,m}$ and an output resistance R_{a2} given by

$$R_{-s} = 2R_{-s} + r_{-s} + (g_{m2}r_{-2})(2R_{s3})$$
(8.143)

Returning to the circuit in Fig. 8.36(c), the voltage ____ can be obtained by multiplying $G_{mem}v_{tem}$ by the total resistance between the A node and ground,

$$= G_{m,m-m} R_{m} |r| \left| \frac{1}{g_{m}} \right|$$
 (8.144)

This voltage in turn determines the current r_a as

$$t_4 = g_{m4} = g_{m4-14}$$

Thus,

$$r_4 = -g_{m4}G_{n-n} \cdot - R - O_{-n} \left[\frac{1}{g_{n-n}} \right]$$
 (8.145)

Finally, we can obtain the output voltage — by writing for the output node.

$$(r_{m-n} - r + r_1 + \frac{r_2}{R_{-1}} + \frac{r_{-1}}{r_{-1}} = 0$$

Substituting for r_4 from Eq. (8.145) and for $G_{m,n}$ from Eq. (8.141) yields

$$= -v_{com} \frac{r_{o4} \| R_{o2}}{2R_{cs}} \left[1 - g_{o,1} \| R_{o,1} \| r_{o,1} \| \frac{1}{g_{o,1}} \right]$$

Since $R_{o2} \gg r_{o4}$ and $R_{o1} \gg r_{o3}$, we can neglect both Also, substituting $g_{m4} = g_{m}$, we obtain the following expression for 4 ...

$$4_{m} = \frac{r_{4}}{2R_{SN}} \frac{1}{1 + g_{m} r_{c3}}$$
 (8.146)

This expression can be further simplified by noting that $g_m(r) > 1$ and $r_n = r_n$ with the result that

$$A_{m} = \frac{1}{2g_{m}R_{NN}} \tag{8.146'}$$

0

Since R_{\odot} is usually large, at least equal to $\tau=4$ will be small. The common modernial ratio (CMRR) can now be obtained by attilizing Eqs. (8-139) and (8-146).

CMRR =
$$\frac{|A_{J}|}{|A_{cm}|} = [g_m(r_{o2}||r_{o4})][2g_{m3}R_{SS}]$$
 (8.147)

which for $r_{o2} = r_{o4} = r_o$ and $g_{m1} = g_m$ simplifies to

$$\mathbf{CMRR} = (g_m r_o)(g_m R_{SS}) \tag{8.148}$$

We observe that to obtain a large CMRR, we select an implementation of the biasing c resource I that features a high output tesistance. Such circuits include the caseode circ source and the Wilson current source studied in Section 7.5.

575 Tel-11

0

8.16 An active-loaded MOS differential amplifier of the type shown in Fig. 8.32(3) is specified as folious (III.1) = 100 (of $I_{\rm T}) = 200 \ \mu \, {\rm C} = 20 \ {\rm C} = 0.2 \ {\rm m.k.k.}$ | $I_{\rm T} = 20 \ {\rm V} = I_{\rm T} = 0.8 \ {\rm m.k.k.}$ | $I_{\rm T} = 20 \ {\rm V} = I_{\rm T} = 0.8 \ {\rm m.k.k.}$ | Calculate $G_{\rm m}$, $R_{\rm o}$, $A_{\rm or}$ | $A_{\rm cm}$ |, and CMRR.

Ans. 4 mA/V; 25 kΩ; 100 V/V; 0.005 V/V; 20,000 or 86 dB

8.5.5 The Bipolar Differential Pair with Active Load

The bipolar version of the active loaded differential pair is shown in Fig. 8.3 t_a . The cristructure and operation are very similar to those of its MOS counterpart except that holes have to contend with the effects of finite β and the resulting finite input resistance. It base r_a . For the time being, however, we shall ignore the effect of finite β on the debias t_a four transistors and assume that in equilibrium all transistors are operating at a decurrent t_a .

Differential Gain. To obtain an expression for the differential gain, we apply an apply terential signal r_i as shown in the equivalent circuit in Fig. 8.37(b). Note that the output s_i nected to ground in order to determine the overall short circuit transconductance G_i = Also, as in the MOS case, we have assumed that the circuit is sufficiently balanced s_i for virtual ground develops on the common emitter terminal. This assumption is predicate of G_i fact that the voltage signal at the collector of G_i will be small as a result of the low residual between that node and ground (approximately equal to r_i). The voltage G_i can be four G_i

$$v_{b3} = -g_{m1} \left(\frac{v_{id}}{2} \right) (r_{e3} || r_{o3} || r_{o1} || r_{m4})$$

Of the four resistances in the parallel equivalent on the right-hand side, r_{ef} is much smaller than the other three and thus dominates, with the result that

Since ϕ , the collector current of Q, will be

$$\mathcal{L}_{m+1-4} = \mathcal{L}_{-4}\mathcal{L}_{m+1} = \frac{1}{2}$$




Figure 8.37 (a) Active-loaded bipolar differential pair (b) Small regular equivalent arcuit for determining the transconductance $G_n = i_0/v_{id}$ (c) Equivalent origination determining the output existance R_{ij} .

The output current i_0 can be found from a node equation as the output as

$$t_{ij} = g_{ij} = \frac{1}{2} \left(-g_{ij} + g_{ij} \right)$$
 (8.15.)

I sug Eq. (8-180), we obtain

$$I = g_{ij}\left(\frac{1}{2}\right) + g_{ijkl}g_{ij}f_{ijk} = \frac{1}{2}$$
 (8.152)

Since all devices are operating at the same bias current, $g_{ij} = g_{ij} = g_{ij}$, where

0

$$g_m = \frac{1-2}{V_-} \tag{8.153}$$

and $r_{c3} = \alpha_1/g_{m3} = \alpha/g_m \simeq 1/g_m$. Thus, for G_m , Eq. (8.152) yields

$$G_m = g_m \tag{8.154}$$

which is identical to the result found for the MOS circuit.

Next we determine the output resistance of the amplifier utilizing the equivment α shown in Fig. 8.37(c). We urge the reader to carefully examine this circuit and to note that α analysis is very similar to that for the MOS pair. Note specifically that the total resistance the collector of Q and ground is appreximately. Now since this is a relatively of resistance the input resistance of the CB transistor Q will be approximately equal forms in α is α . Then, the output resistance α of transistor α can be found using Eq. (7.50) by no α , that the resistance α in the emitter of α is approximately equal to α .

$$R_{o2} = r_{o2} [1 + g_{m2}(r_{e1} || r_{m2})]$$

$$= r_{o2} (1 + g_{m2}r_{e1})$$

$$= 2r_{o2}$$
(8 155)

where we made use of the fact that corresponding parameters of all four transistors are specified. The current i can now be found as

$$i = \frac{r}{R_{o2}} = \frac{r}{2r_{o2}} \tag{8.156}$$

and the current i_i can be obtained from a node equation at the output as

$$i_x = 2i + \frac{v_x}{r_{o4}} = \frac{v_x}{r_{o2}} + \frac{v_x}{r_{o4}}$$

Thus,

$$R_o \equiv \frac{v_x}{i_\tau} = r_{o2} || r_{o4}$$
 (8 157)

This expression simply says that the output resistance of the amplifier is equal to the palate equivalent of the output resistance of the differential pair and the output resistance of a current mirror; a result identical to that obtained for the MOS pair.

Equations (8-154) and (8-157) can now be combined to obtain the different dean

$$A_d = \frac{v_o}{v_{id}} = G_m R_o = g_m(r_{o2} || r_{o4})$$
 (8.158)

and since $r_{o2} = r_{o4} = r_o$, we can simplify Eq. (8.158) to

$$A_d = \frac{1}{2}g_m r_o \tag{8.159}$$

Although this expression is identical to that found for the MOS circuit, the gain here is pair larger because g_{ij} for the BJF is more than an order of magnitude greater than g_{ij} of MOSFET. The downside, however, lies in the low input resistance of BJT amplified Indeed, the equivalent circuit of Fig. 8.37(b) indicates that, as expected the differential input resistance of the differential amplifier is equal to $2r_{g_i}$.

$$R_{id} = 2r_{\pi} {8.160}$$

in sharp contrast to the infinite input resistance of the MOS amplifier. Thus, while the voltage gain realized in an active loaded BIT amplifier stage is large, when a subsequent BIT stage is

connected to the output, its inevitably low input resistance will drastically reduce the overall voltage gain.

Common-Mode Gain and CMRR The common-mode gain 4 and the common-mode reject of r tio (CMRR) can be found following a procedure identical to that itilized in the MOS case. Figure 8.38 shows the circuit prepared for common-mode signal analysis. As we have done in the MOS case, we will represent each of Q and Q together with their emitter resistances by a short-circuit output current t_{12} and an output resistance R. The short-circuit output currents of Q_1 and Q_2 are given by

$$t = t = \frac{1}{2R_{tx}} \tag{8.161}$$

It can be shown that the output resistances of Q and Q, R and R, are very large compared with the other resistances between the collector nodes of () and () ground, and hence can be neglected. Then, the voltage v_{b1} at the common base connection of Q and Q can be found by multiplying i, by the total resistance between the common base node and ground as

$$I = \frac{1}{|\mathcal{C}_{\sigma,\lambda}|} \left(|\lambda_{\sigma,\lambda}| |\lambda_{\sigma,\lambda}| \right) \tag{8.162}$$

In response to φ transister Q, provides a collector current g_{φ} . At the output rode we can write the equation.

$$\frac{1}{t_{-1}} + 2 \cdot c = + c = 0 \tag{8.164}$$

Substituting for a from Eq. (8.162) and for r and r from Eq. (8.161) gives

$$\frac{1}{2R}, \frac{1}{2}, \frac{1}{2}, \frac{1}{2}, \frac{1}{r}, \frac{1}{r}$$

$$-\frac{1}{2R} - \frac{\frac{1}{r} + \frac{1}{r} + \frac{1}{r}}{\frac{1}{r} + \frac{1}{r} + \frac{1}{r}}$$
(8.69)




Figure 8 38 Analysis of the hippin active loaded different a simplifier to delerr tine the contributions de gain-

where we have assumed 2 2. Now for 2. 1, and 1 12.1 Iq 18.64 give

$$A_{cm} = -\frac{r_{o4}}{2R_{EE}} \frac{\frac{2}{r_{R3}}}{g_{m3} + \frac{2}{r_{R}}}$$

$$= -\frac{r_{o4}}{2R_{EE}} \frac{2}{\beta_3} = -\frac{r_{o4}}{\beta_3 R_{EE}}$$
 (8.165)

Using A_d from Eq. (8.158) enables us to obtain the CMRR as

$$CMRR = \frac{|A_d|}{|A_{cm}|} = g_m(r_{o2} || r_{o4}) \left(\frac{\beta_3 R_{LE}}{r_{o4}}\right)$$
(8.166)

For $r_{o2} = r_{o4} = r_o$.

$$CMRR = \frac{1}{2}\beta_3 g_m R_{EE}$$
 (8 167)

from which we observe that to obtain a large CMRR, the circuit implementing the biascured source should have a large output resistance R. This is possible with say a Wilson cured mirror (Section 7.5.3).

Before leaving the subject of the CM gain of the active loaded differential amplifier is useful to reflect on the origin of its finite common node gain. It is simply due to the cure transmission error introduced by the current-mirror load. In the case of the MOS circuit its error is due to the finite k, in the case of the bipotar mirror, the error is due to the finite. [Problem 8.98].

8.17 For the active-loaded BJT differential amplifier let I = 0.8 m A, I = 100 V, and B = 160. Find 6., R = 4., and R = If the bias current source is implemented with a simple ng n current mirror, find k = 4., and CMRR.

Ans 16 mA V; $125 \text{ k}\Omega$; 2000 V/V; $20 \text{ k}\Omega$; $125 \text{ k}\Omega$; -0.0125 V/V; 160,000 or 104 dB

Systematic Input Offset Voltage. In addition to the random offset voltages that exiten the mismatches inevitably present in the differential amplifier, the active loaded bip addifferential pair suffers from a systematic offset voltage. This is due to the error in the current transfer ratio of the current mirror load caused by the finite β of the pup transitors is make up the mirror. To see how this comes about, refer to Fig. 8.39. Here the inputs are grounded and the transistors are assumed to be perfectly matched. Thus, the bias current will divide equally between Q and Q with the result that their two collectors conducted currents of $\alpha l/2$. The collector current of Q is fed to the input of the current mirror from Section 7.4 we know that the current transfer ratio of the mirror is

$$\frac{I_*}{I} = \frac{1}{1 + \frac{2}{B}}$$
(8.18)




Figure 8.39 The active-loaded BJT differential pair setters from a systemat imper effect voltage resulting from the error in the current-transfer ratio of the current matter

where β is the value of β of the $p\eta p$ transisters Q and Q_s . Thus the collector current of Q_s will be

$$I_{+} = \frac{\alpha t/2}{1 + \frac{2}{\beta_{t}}}$$
 (8.169)

which does not exactly balance the collector current of Q. It follows that the current difference Δt will flow into the output terminal of the amplifier with

$$N_{\ell} = \frac{\alpha \ell}{2} - \frac{\alpha \ell}{1 + \frac{2}{\beta_{\ell}}}$$

$$= \frac{\alpha \ell}{2} + \frac{2}{\beta_{\ell}}$$

$$= \frac{\alpha \ell}{\beta_{\ell}}$$
(8.170)

To reduce this output current to zero, in input voltage 1 has to be applied with a value of

$$\rightarrow \frac{\Delta t}{\zeta r_m}$$

Substituting for Δi from Eq. (8.170) and to $G_n = g_n = (eff(2), 1)$, we obtain for the input offset voltage the expression

$$\frac{\gamma_l}{cl} \frac{\beta_r}{2\Gamma_l} = \frac{2\Gamma}{\beta_l} \tag{8.17.}$$




Figure 8.40. An active-coated hipo ar differential amporter employing a fooded case ite stage f in and a Wilson current-mirror load (Q_s, Q_s) , and Q_s).

As an example for β , 50, V = -1 mV. To reduce V, an improved current nimes such as the Wilson circuit studied in Section 7.5.3 should be used. Such a circuit resistance and hence voltage gain however, to realize the full advantage of the higher output resistance of the active load coutput resistance of the differential pair should be raised by utilizing a cascode stage fixed 8.40 shows such an arrangement. A folded cascode stage formed by pnp transistor and Q_4 is utilized to raise the output resistance looking into the collector of Q_5 to β_5 . Wilson mirror formed by transistors Q_5 , Q_5 , and Q_5 is used to implement the action of looking into the collector of Q_5 is Q_5 . Thus the output resistance of the Wilson mirror fooking into the collector of Q_5 is Q_5 . Thus the output resistance of the anapolic is given by

$$R_o = \left[\beta_4 r_{o4} \parallel \beta_5 \frac{r_{o5}}{2}\right] \tag{8 172}$$

The transconductance G_m remains equal to g_m of Q_n and Q_n . Thus the differential x this gain becomes

$$A_d = g_m \left[\beta_4 r_{v4} \parallel \beta_5 \frac{r_{o5}}{2} \right]$$
 (8.173)

which can be very large. Further examples of improved performance differential an phic will be studied in Chapter 12.

8.18 Find G, and R_{∞} , R_{∞} , R_{∞} and T for the differential amplifier in Fig. 8.40 under the following conditions: I = 1 mA, $\beta_P = 50$, $\beta_N = 100$, and $V_A = 100$ V.

Ans. 20 mA/V; 10 M Ω ; 10 M Ω ; 5 M Ω ; 10° V/V or 100 dB

8.6 Multistage Amplifiers

Practical transistor amplifiers usually consist of a number of stages connected in cascide in a lid from to providing gain, the first (or input) stage is usually required to prode it high input resistance in order to avoid less of signal level when the amplifier is ted from a high-resistance source. In a differential amplifier the input stage must also provide aftercommon mode rejection. The Unction of the middle stages of an amputier cascade is to provide the bulk of the voltage gain. In addition, the middle stages provide such other functions as the conversion of the signal from differential mode to single ended mode tuniess, of course, the amplifier output also is differential) and the shifting of the delevel of the signal in order to allow the output signal to swing both positive and negative. These two unchors and others will be illustrated later in this section and in greater detail in Chapter 12.


builty the firm function of the last for output stage of an amplifier is to provide a low output resistance in order to avoid loss of gain when a low valued load resistance is connected to the amplifier. Also, the output stage should be able to supply the current required by the load in an efficient manner. That is, without dissipating an unduly large amount of power in the output stages. We have already stadied one type of amplifier configuration satisfies for implicing output stages, namely the source to dower and the emitter follower. It will be shown in Chapter 11 that the source and emitter followers are not optimize that point of view of power efficiency and that other, more appropriate circuit configurations. A still output stages that are required to supply large amounts of output power. In fact we will encounter some such output stages in the optimp circuit examples studied in Chapter 12.

To thistrate the circuit structure and the nethod of analysis of multistage amplifiers, we will prosent two examples activo stage CMOS op ampland a four-stage bipolar op amp

8.6.1 A Two-Stage CMOS Op Amp

Fig. c. v. 41 shows a popular's fucture for CMOS optamps known as the two-stage configuration. The circuit utilizes two power supplies, which can range from ± 2.5 V for the 0.5 μm to hind gy low 4 to 40.9 V for the 0.18 μm echnology. Vieterence bias current I_{RT} is generated either externally or using on chip circuits. One such circuit will be discussed shortly. The carrent inition formed by Q_1 and Q_2 supplies the differential pair $Q_2 = Q_2$ with bias current. The R_1 ratio of Q_2 is selected to yield the desired value for the input-stage bias current. If or I 2 for each of Q_2 and Q_3 . The input differential pair is actively loaded with the current mirror formed by Q_2 and Q_3 . Thus the input stage is identical to that studied it. Section 8.5





Foure 8 41 Tax to those pan, and the

rescept that here the differential pair is in premented with PMOS transistors and the or COM/ Pits/Jonne

The second stage consists of Q, which is a common source amplifier loaded with his rent source transistor Q_2 . A capacitor C_c is included in the negative-feedback path of the second stage. Its function wile be explained in Chapter 9, when we study the frequency response amplifiers

A striking teature of the circuit in Fig. 8.41 is that it does not have a low-outputresistance stage. In fact, the cutput resistance of the circuit is equal to $(r_{ob} \parallel r_{ob})$ and is thus rather high. This circuit therefore is not suitable for driving low-impedance loads. Nevertheless, the circuit is very popular and is used frequently for implementing of a ps- y-sl circuits where the op any needs to drive only a small capacitive load, for example, in switched capacitor circuits (Chapter 17). The simplicity of the circuit results in an opampol reasonably good quality realized in a very small chip area.

The voltage gain of the first stage was found in Section 8.5 to be given by Voltage Gain

$$A_1 = -g_{m1}(r_{o2} || r_{o4})$$
 (8 174)

where g_{-1} is the transconductance of each of the transistors of the first stage, that is, Q_1 and Q_2 The second stage is current source loaded, common-source amplifier whose voltage gain is given by

$$\mathbf{0} \qquad \qquad \mathbf{1} = \mathbf{g}_{1}(\mathbf{r} + \mathbf{r}) \qquad \qquad (8.175)$$

The deloper loop gain of the oplamp is the product of 4 and 4

Example 8.5

Consider the circuit in Fig. 8.41 with the following device geometries (in jum).

Transistor	Q,	Q,	Q,	Q_4	Q,	Q,	Q,	Q,
\$,	20/0.8	20/0.8	5.0.8	5/0.8	40/0 8	141.8	40.0 8	40 5 8

Let $I_{k+1} = 9$ μ A, $A = (7 \text{ V}, A)_{\mu} = 0.8 \text{ V}$ $u_{\mu}(z) = 160 \,\mu$ A/V^2 , $\mu \in (40 \,\mu\text{ A/V})^2$ $|\Gamma_{ij}|^2$ (for all devices) $0.8 \text{ V} = 1.5 \,\mu$ $|\Gamma_{ij}| = 2.5 \text{ V}$. For all devices, evaluate $i_{i+1}I_{i+1}$, $|I_{i+1}|$, $|I_{i+1}|$, and r_i . Also find A, A, the deoperator of tage 2a in, the input common-mode range, and the output voltage range. Neglect, he effect of I_{ij}^2 on bias current.

Solution

Refer to I = g + 8 + 1. Since Q_k and Q_k are must hed, $I = I_{RH}$. Thus $Q_k = Q_k$ and Q_k each conducts a current equal to $I = 45 \,\mu\text{A}$. Since Q_k is nearched to Q_k and Q_k , the current in Q_k is equal to $I_{RH} = 90 \,\mu\text{A}$. Finally, Q_k conducts an equal current of $90 \,\mu\text{A}$.

With In of each device known, we use

$$I_D = \frac{1}{2} (\mu C_{ox}) (W/L) V_{OV}^2$$

to determine $J_{i,j}$ for each transistor. Then we find $J_{i,j}$ from $J_{i,j} = J_i + J_{i,j}$. The results are given in Table 8.1.

The transcenductance of each device is determined from

$$g_m = 2I_D/|V_{OV}|$$

The value of r is determined from

$$r_o = V_A / I_D$$

The resulting values of g_m and r_o are given in Table 8.1.

The voltage gain of the first stage is determined from

$$A_1 = -g_{m1}(r_{o2} || r_{o4})$$

= -03(222 | 222) = -33.3 V/V

The voltage gain of the second stage is determined 'rom

$$4_{2} = -g_{mb}(r_{ab} || r_{a7})$$

$$= -0.6(111 || 111) = -33.3 \text{ V/V}$$

able 8.1								
	Q.	Q	Q	().	Q	6	U	Q,
<i>l_D</i> (μA)	47	45	15	45	90	90	9	90
$ V_{OV} (V)$	() 1	() 3	0.3) 3	0.3	0.3	0.3	0.3
$ F_{GS} (V)$	1.1	1.1	1	1	1.1		1 1	1
$g_m(mA/V)$	() 3	0.3	0.3	13	0.6	0.6	0.6	0.6
r, (kΩ)	1 2 3	200	222	111	111	111	11.	111

Example 8.5 continued

0

Thus the overall de open-loop gain is

$$A_0 = A_1 A_2 = (-33.3) \times (-33.3) = 1109 \text{ V/V}$$

OF

$$20 \log 1109 = 61 \text{ dB}$$

The lower limit of the input common-mode range is the value of input voltage at which Q and Q leave the saturation region. This occurs when the input voltage falls below the voltage at the drain of Q by A, volts. Since the drain of Q is at A = 2.5 + 1 = -1.5 V, then the lower limit of the input common mode range is A = 2.3 V.

The upper limit of the input common-mode range is the value of input voltage at which Q leaves the saturation region. Since for Q, to operate in saturation the voltage across it if z = 1 — should at least be equal to the overarive voltage at which it is operating if z = 0.3 V, the highest voltage permitted at the drain if z should be $\pm 2.2 \text{ V}$. It follows that the highest value of — should be

$$v_{ICMmax} = 2.2 - 1.1 = 1.1 \text{ V}$$

The highest allowable output voltage is the value at which Q be even the saturation region, which is I = -2.5 + 0.3 + 2.2 V. The lowest allowable output voltage is the value at which Q beaves saturation which is -1 + 1 = -2.5 + 0.3 = 2.2 V. Thus, the output voltage range is -2.2 V to +2.2 V.

Input Offset Voltage. The device it ismatches mesidably present in the input stace, rise to an input offset voltage. The components of this input offset voltage can be a lated using the methods developed in Section 8.4.1. Because device inismatches are rand the resulting offset voltage is referred to as **random offset**. This is to distinguish it is another type of input offset voltage that can be present even if all appropriate device at perfectly matched. This predictable of **systematic offset** can be minimized by said design. Although it occurs also in BIT op amps, and we have encountered it in Section 8.5.5 it is usually much more pronounced in CMOS op amps, because their gain perstaging their low.

To see how systematic offset can occur in the circuit of Fig. 8.41. Let the two input of nals be grounded. It the input stage is perfectly balanced, then the voltage appearing it drain of Q, will be equal to that at the drain of Q, which is e(I) + I = Now this is a soft voltage that is fed to the gate of Q. In other words, a voltage equal to I appears but a gate and source of Q. Thus the drain current of Q. It will be related to the drain current Q_{I} , which is equal to I/Q, by the relationship

$$I_6 = \frac{(W/L)_6}{(W/L)_6}(I/2) \tag{8.176}$$

In order for no offset voltage to appear at the output, this current must be exactly equal officurrent supplied by Q. The latter current is related to the current I of the parallel transfer Q_5 by

$$I_7 = \frac{(W/L)_7}{(W/L)_5} I \tag{8.177}$$

Now, the condition for making $I_0 = I$ can be found from Eqs. (8.1.6) and (8.17° as

$$\frac{(W/L)_6}{(W/L)_4} = 2\frac{(W/L)_7}{(W/L)_5} \tag{8178}$$

If this condition is not met, a exstematic offset will result. From the specification of the device geometries in Example 8.5, we can verify that condition (8-.78) is satisfied, and, therefore, the opportunity and zeed in that example should not exhibit a systematic input offset vollage.

- 8.19 Consider the CM DS optimip of Fig. 8.41 when fabricated in a 0.8- μ m CMOS technology for which $\mu = 3\mu (c \rightarrow 90 \,\mu\text{A/V})$, $L \rightarrow 0.8 \,\text{V}$ and $L = 1.5 \,\text{V}$. For a particular design, $I = 100 \,\mu\text{A}$ (W/L), $= (W/L)_2 = (W/L)_4 = 200$, and $(W/L)_4 = (W/L)_4 = 100$
 - (a) Find the (W/L) ratios of Q_s and Q_s so that $I_6 = 100 \,\mu\text{A}$.
 - (b) Find the overdrive voltage, $|V_O|$, at which each of Q_1 , Q_2 , and Q_6 is operating.
 - (c) Find g_n for Q_1 , Q_2 , and Q_r
 - (d) If $V_A = 10$ V, find r_{o2} , r_{o4} , r_{o6} , and r_{o7} .
 - (e) Find the voltage gams A_1 and A_2 , and the overall gam A_2 .

Ans $a_{1}(B/I) = (B/I) = 200$, $a_{1}(0.129 \text{ V}, 0.129 \text{ V}, 0.15 \text{ V}, (e) 0.775 \text{ mA/V}, 0.775 \text{ mA/$

A Blas Circuit That Stabilizes 9. We conclude his section by presenting a bias circuit for the two stage CMOS oparity. The circuit plesented has the interesting and useful property of providing a bias current whose value is independent of both the supply voltage and the MOSH T threshold voltage. Furthermore, the transconductances of the transistors biased by this circuit have value, that are determined only by a single resistor and the device dimensions.

The bias circuit is shown in Fig. 5.42. It consists of two delibe ately mismatched transistors Q and Q, with Q as in ly about four times wider than Q_0 . A resistor R_0 is connected in series with the source of Q. Since, as will be shown, R_0 determines both the bias current I to the transcordact in e.g., its value should be accurate and stable, in most applications, R_0 would be an obtach press of Triorder to manifest the channel long hamodulation effect of Q, we rachide a cascode transistor Q, and a matched the deconnected transistor Q opposite a bias voltage for Q. Finally, a p-channel current mirror formed by a pair of mat hed devices Q_0 and Q_0 both replactes the current I_0 back to Q_0 and Q_0 , and provides a bias line for Q_0 and Q_0 of the CMOS op-amp circuit of Fig. 8.41.

The circuit operates as follows. The current marror (Q_i, Q_i) is uses Q_i to conduct a current equal to that in Q_{12} , that is, I_B . Thus,

$$I_B = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right)_{co} (V_{GS12} - V_i)^2$$
 (8.179)

and

$$I_B = \frac{1}{2} \mu_n C_{ax} \left(\frac{W}{L} \right)_{13} (V_{GS13} - V_r)^2$$
 (8.180)

From the circuit, we see that the gate source voltages of Q and Q are related by

$$V_{GS13} = V_{GS12} + I_B R_B$$

We denote the mass current of this circuit by I_1 . If this circuit is utilized to bias the CMOS optamp of Fig. 8.41, then I_8 becomes the reference current $I_{\rm RSF}$.




Figure 8 42 Basking at forth, (MIDS) purit

Subtracting 1 from both sides of this equation and using Eqs. 8 170 and (8 18) to 17 of Eq. (1 and 1 and 1 are salts in

$$\frac{2I_B}{\mu C + W L)_{13}} = \sqrt{\frac{2I_B}{\mu_n C_{ax}(W/L)_{12}}} + I_B R_B$$
 (8.181)

This equation can be rearranged to yield

$$I_B = \frac{2}{u_c C_c(W/L) \cdot R_c^2} \left(\sqrt{\frac{(W/L)_{12}}{(W/L)_{12}}} - 1 \right)^2$$

from which we observe that I is determined by the dimensions of Q_{12} and the value of R_8 and by the ratio of the dimensions of Q_{12} and Q_{12} . Furthermore, Eq. (8.182) can be rearranged to the form

$$R = \frac{2}{2\mu \in (H|I)} \left(\frac{(H|I)}{(H|I)}\right)$$

in which we recognize the factor (2a + (B/I)/I) as g = this

$$g_{+} = \frac{2}{R} \left(\frac{(B/I)}{(B/I)} - 1 \right) \tag{8.183}$$

This is a very interesting result g_{-} is determined solely by the value of R and the rationmensions of Q and Q. Furthermore, since g of a MOSFLI is proportional to f^{-1} each transistor biased by the circuit of Fig. 8.42, that is each transistor whose bias current is derived from f^{-1} will have a g^{-1} value that is a multiple of g_{m12} . Specifically, the g^{-1} than g^{-1} MOSFEI will have

$$g, \quad g \quad \frac{T(B|I)}{T(B|I)}$$

and the ith p-channel device will have

$$g_{mi} = g_{m12} \sqrt{\frac{\mu_p I_{D_1}(W/L)_1}{\mu_n I_B(W/L)_{12}}}$$

I fally, it should be noted that the bias execut of Fig. 8.42 employs positive feedback, and thus a poshold be exercised in its design to avoid instable performance. Instability is avoided by making Q, wider than Q, as has a ready been pointed out. Nevertheless, some employing all they have still occur in fact, the circuit can operate in a stable state in which all first larger to To get it out of this stills of front needs to be injected into one of its nodes, to each start lits operation. Feedback and stability will be studied in Chapter 10.

- 8-20 Consider he has circuit (11 iz 8.42 for the case of (B L) = (B L), (B L) = (B L) = (B L) = 20 and (B L) = 80. The circuit (1 fibricated in a process echnology for which μ ε π = 20 μΑ V². Find the value of P that results in a bias current L = 10 μΑ. Also, find the transcolductance g_{ett}. Ans. 5.27 kΩ; 0.379 mA/V.
- D8 21 Design the has errent of Fig. N 42 to operate with the CMON opening of Example 8.5. Use Q and Q as identical devices w the Q-having the dimensions given in Example 8.5. Transistors Q_{ij} , Q_{ij} and Q_{ij} are to be identical with the same g_{ij} as Q and Q_{ij} . Fransistor Q_{ij} is to be four times as wide as Q_{ij} . Find the required value of R_{ij} . What is the voltage drop across R_{ij} also give the values of the de voltages at the gates of Q_{12} , Q_{10} and Q_{20} .

 Ans. 1.67 k Ω ; 150 mV; -1.5 V, -0.5 V; +1.4 V

8.6.2 A Bipolar Op Amp

Like 4.5 The circult consists of four steeps. The differential-in differential out input steep consists of fransistors () and (), which are biased by current source (). The second steeps of differential input amplifier but its output staken single endedly at the collection of (). This stage is formed by () and () which are biased by the current source (). Note that the consists or from differential to single ended as performed by the second stage consists in () as of pair by a factor of 2. In the more elaborate method for accomplishing this conversion studied in Section 8.5, a current mirror was used as an active load.

In order in to providing some voltage from the third stage, consisting of the prip trensistion Q provides the ossential function of shifting the dilevel of the signal. Thus, while the solar if he collector of Q is not allowed to swing below the voltage at the base of Q (+10 V), the signal at the collector of Q is an award negatively tand positively, of course, broth our stady of openiors in Chapter 2, we know that the output term has of the opin his hold be paid to of hold positive and negative voltage swings. Therefore every opining circuit in drifts a level shifting arrangement. Although the use of the completionians proportionists of the discussion to the level shifting problem, other forms of level shifting one of which will be discussed in Chapter 2. Furthermore, and that level shifting is




Figure 8.43 A four-stage bipolar op amp.

accomplished in the CMOS op amp we have been studying by using complementary levifor the two stages, that is, p channel for the first stage and n channel for the second state.

The output stage of the op amp consists of cuntter follower Q_s . As we know from study of op amps in Chapter 2, ideally the output operates around zero volts. This indenfeatures of the BJT op amp will be illustrated in Example 8.6.

In this example, we analyze the do bias of the bipolar op-amp circuit of Fig. 8.43. Toward that end, Fig. 8.44 shows the circuit with the two input terminals connected to ground

- (a) Perform an approximate de analysis (assuming $\beta = 1$, $A_{BB} = 0.7$ V, and neglecting the Early effect) to calculate the de currents and voltages everywhere in the circuit. Note that Q, has four times the area of each of Q, and Q
- (b) Calculate the quiescent power dissipation in this circuit




Figure 8.44 turnetter (variale 8.6)

- (c) It transistors Q and Q have $\beta = 100$, each are the input bias current of the optimp
- (d) What is the input common-mode range of this op an p?

Solution

ta) The values of all decurrents and voltages are indicated on the circuit diagram. These values were calculated by ignoring the base current of every transistor—that is by assuming ρ to be very high. The analysis starts by determining the current through the diede connected transistor Q, to be 0.5 mA. Then we see that transistor Q conducts 0.5 mA and transistor Q, conducts 3 mA. The current source transistor Q, feeds the differential pair (Q_1, Q_2) with 0.5 mA. Thus each of Q_1 and Q_2 will be biased at 0.25 mA. The co-lectors of Q_2 and Q_3 will be at $\{+15 - 0.25 + \pm 0.000\}$ and $\{-10.000\}$

Proceeding to the second differential stage formed by Q_1 and Q_2 , we find the voltage at their emitters to be $\{+1\} = 0.7 [-9.3] \text{V}$. This differential pair is biased by the current source transition Q_2 , which supplies a current of 2 mA; thus Q_4 and Q_5 will each be biased at 1 mA. We can now calculate the voltage at the collector of Q_5 as $[+15-1\times3]=+12$ V. This will cause the voltage at the emitter of the p(p) transition Q_7 to be +12.7 V, and the emitter current of Q_3 will be +15-12.7 (2.3)=1 mA.

The corrector current of Q, 1 mA, causes the vortage at the collector to be $[-1N+1\times15.7]=\pm0.2\text{ V}$. The emitter of Q_8 will be 0.7 V below the base thus output termina [3] will be at 0 V. braally the emitter of Q_8 can be calculated to be $[0]=(-15)^{-3}=5$ mA.

Example 8.6 continued

- (b) To calculate the power dissipated in the circuit in the quiescent state (i.e., with zero input signal) we simply evaluate the decurrent that the circuit draws from each of the two power supplies. From the $\pm i8.4$ supply the decurrent is $I=0.25\pm0.25\pm1\pm1\pm1\pm5.85$ mA. Thus the power supplied by the positive power supply is $P=1.5\times8.5\pm1.27.5$ mW. The -1.5.4 supply provides a current $I=0.5\times9$ me $I=0.5\times9$ mA. Thus the power provided by the negative supply is $P=1.5\times9=1.35$ mW. Add is $P=1.5\times9$ mA. Thus the power dissipated in the circuit P=P=P=P=2.62.5 mW.
- (c) The input bias current of the optamp is the average of the docurrents that flow in the two input for minals (i.e., in the bases of Q) and Q). These two currents are equal (because we have assumed matched devices); thus the bias current is given by

$$I_R = \frac{I_{ro}}{\beta + 1} = 2.5 \,\mu\text{A}$$

(d) The upper limit on the input common mode voltage is determined by the voltage at which Q and Q leave the active mode and enter saturation. This will happen if the input voltage exceeds the collector village, which is ± 10 V, by about 0.4 V. Thus the upper limit of the common-mode range is ± 10.4 V.

The lower limit of the input common mode range is determined by the voltage at which Q leaves the active mode and thus ceases to act as a constant-current source. This will happen it the collector voltage of Q goes below the voltage at its base, which is -14.3 V, by more than 0.4 V. It follows that the input common-mode voltage should not go lower than -14.7 + 0.7 = -14.7 V. Thus the common mode range is -14.7 V to +10.4 V.

Example 8.7

Use the de bias quantities evaluated in Example 8-6 to analyze the circuit in Fig. 8-43, to determine the input resistance, the voltage gain, and the output resistance.

Solution

The input differential resistance R_{id} is given by

$$R_{id} = r_{\pi 1} + r_{\pi 2}$$

Since Q_i and Q_i are each operating at an emitter current of 0.25 m/s, it follows that

$$r_{e1} = r_{e2} = \frac{25}{0.25} = 100 \ \Omega$$

Assume $\beta = 100$; then

$$r_{\pi 1} = r_{\pi 2} = 101 \times 100 = 10.1 \text{ k}\Omega$$

Thus.

$$R_{st} = 20.2 \text{ k}\Omega$$

To evaluate the gain of the first stage, we first find the input resistance of the second stage, R

$$R_{12} = r_{\pi 4} + r_{\pi 5}$$

 Q_4 and Q_5 are each operating at an emitter current of 1 mA; thus

$$r_{e4}=r_{e5}=25~\Omega$$




Figure 8 45 Equiva ent circuit for calculating the gain of the input stage of the amplifier in Fig. 8 43.

$$r_{\pi 4} = r_{\pi 5} = 101 \times 25 = 2.525 \text{ k}\Omega$$

Thus $R_0 = 5.05 \text{ k}\Omega$. This resistance appears between the collectors of Q and Q, as shown in Fig. 8.45. Thus the gain of the first stage will be

$$A_1 = \frac{v_{o1}}{v_{od}} = \frac{\text{Total resistance in collector circuit}}{\text{Total resistance in emitter circuit}}$$

$$\frac{R + (R_1 + R_2)}{r_1 + r_{o2}}$$

$$= \frac{5.05 \text{ k}\Omega + 40 \text{ k}\Omega}{200 \Omega} = 22.4 \text{ V/V}$$

Figure 8.46 shows an equivalent circuit for calculating the gain of the second stage. As indicated, the input voltage to the second stage is the output voltage of the first stage, z = Also shown is the resistance <math>R, which is the input resistance of the third stage formed by Q. The value of R can be found by




Figure 8 46. Equivalent circuit for calculating the gain of the second stage of the amplifier in Fig. 8 43.

Example 8.7 continued

multiplying the total resistance in the emitter of Q_7 by $(\beta + 1)$:

$$R_{13} = (\beta + 1)(R_4 + r_{e7})$$

Since Q. is operating at an emitter current of 1 mA,

$$r_{e^{+}} = \frac{25}{1} = 25 \Omega$$

 $R_{i3} = 101 \times 2.325 = 234.8 \text{ k}\Omega$

We can now find the gain A, of the second stage as the ratio of the total resistance in the collector circuit to the total resistance in the emitter circuit

$$A_2 = \frac{R_{\odot} | R_{\odot}|}{r_{cA} + r_{cA}}$$
$$= \frac{3 \text{ k}\Omega | 234.8 \text{ k}\Omega}{50 \Omega} = 59.2 \text{ V} \text{ V}$$

To obtain the gain of the third stage we refer to the equivalent circuit shown in Fig. 8.47, where R_{\star} is the input resistance of the output stage formed by Q_{\star} . Using the resistance-reflection rule, we calculate the value of R_{\star} as

$$R_A = (\beta + 1)(r_{i,s} + R_i)$$

where

$$r_{cS} - \frac{25}{5} = 5 \Omega$$

 $R_{cA} = 101(5 + 3000) = 303.5 \text{ k}\Omega$




Figure 8 47 Equivalent circuit for evaluating the gain of the third stage in the amplifier circuit of Fig. 8 43




Figure 8 48 Equivalent circuit of the output stage of the amplifier circuit of Fig. 8 43

The gain of the third stage is given by

$$A_3 = \frac{v_{o3}}{v_{o2}} = -\frac{R_{\times} || R_{i4}}{r_{i+} + R_4}$$
$$= -\frac{15.7 \text{ k}\Omega || 303.5 \text{ k}\Omega}{2.325 \text{ k}\Omega} = -6.42 \text{ V V}$$

Finally, to obtain the gain 4, of the output stage we refer to the equivalent circuit in Fig. 8.48 and write

$$4_4 = \frac{1}{13} = \frac{R_0}{R_0 + r_{ex}}$$
$$= \frac{3000}{3000 + 5} = 0.998 \approx 1$$

The overall voltage gain of the amplifier can then be obtained as follows

$$\frac{1}{4} = 4 A_2 A_3 A_4 = 8513 \text{ V/V}$$

or 78.6 dB

To obtain the output resistance R_n we "grab hold" of the output terminal in Fig. 8.43 and look back into the circuit. By inspection we find

$$|R| = |R_{80}| \left[r_{18} + R_{80} \left(\beta + 1 \right) \right]$$

which gives

$$R_n = 152 \Omega$$

8.22 Use the results of Example 8.7 to calculate the overall voltage gain of the amplifier in Fig. 8.43 when it is connected to a source having a resistance of $10~\rm k\Omega$ and a load of $1~\rm k\Omega$ Ans. 4943 V/V

Analysis Using Current Gains. There is an alternative method for the analysis of hip or multistage amplifiers that can be somewhat easier to perform in some cases. The method makes use of current gains or more appropriately current transmission factors. In effect, traces the transmission of the signal current throughout the amplifier cascade evaluation, the current transmission factors in turn. We shall illustrate the method by using it to also the amplifier circuit of the preceding example.

Figure 8 49 shows the amplifier circuit prepared for small signal analysis. We have 13 cated on the circuit diagram the signal currents through all the circuit branches. Also 1 cated are the input resistances of all four stages of the amplifier. These should be exicutive before commencing the following analysis.

The purpose of the analysis is to determine the overall voltage gain (-) Towar τ_i end, we express - in terms of the signal current in the emitter of Q_i , τ_i , and ε_i in term the input signal current i_o as follows:

$$v_o = R_6 i_{e8}$$

$$v_{id} = R_{i1}i_i$$

Thus, the voltage gain can be expressed in terms of the current gain (1/11) as

$$-=\frac{R_{i}}{R}\frac{i}{i}$$




Figure 8.49. The circuit of the multistage amplifier of Fig. 8.45 prepared for small signal and 85 are the signal currents throughout the amplifier and the input resistances of the four stages.

665

$$\frac{t_{\infty}}{t} = \frac{t_{\infty}}{t_{E}} \times \frac{t_{\infty}}{t} \times \frac{t_{\infty}}{t_{\infty}} \times \frac{t_{\infty}}{t_{\infty}} \times \frac{t_{\infty}}{t_{\infty}} \times \frac{t_{\infty}}{t_{\infty}}$$

ransis or or the ratio of a current divider. Thus, reference to Fig. 8.49 enables us to find these factors by inspection.

$$\frac{i}{\frac{1}{k}} = \beta_{k} + 1$$

$$\frac{i}{\frac{1}{k}} = \frac{R}{R + R}$$

$$\frac{i}{\frac{1}{k}} = \beta_{k}$$

These ratios can be easily evaluated and their values used to determine the voltage gain.

With a little prictice, it is possible to carry our such an analysis very quickly, torgoing explicitly labeling the signal car ents on the circuit diagram. One simply "walks through" to circuit, from imput to output, or vice versa, determining the current transmission factors one at a time, in a chainlike fashion.

1

8.23. Use the values of input resistance found in a xample 8.7 to evaluate the seven current-transmission factors and hence the overall current gain and voltage gain.

Ans. The current achieves in factors in the order of their listing are 101/0.0492/100, 0.0126, 1.00/0.8879/1.00/3/3 the overal current gain is 85593/3 VA, the voltage gain is 8256/3. This value differs slightly from that found in Example 8.7, because of the various approximations made in the example (e.g., $\alpha = 1$)

Summary

- The differential-pair or differential-amplifier configuration is the most widely used building block in analog IC design. The input stage of every op amp is a differential amplifier.
- There are two reasons for preferring differential to single-ended amplifiers: Differential amplifiers are insensitive to interference, and they do not need bypass and coupling capacitors.
- For a MOS (bipolar) pair biased by a current source I, each device operates at a drain (collector, assuming $\alpha = 1$) current of I/2 and a corresponding overdrive voltage V_{OV} (no analog in bipolar). Each device has $g_m = I/V_{OV}$ ($\alpha I/2V_T$, for bipolar) and $r_o = |V_4|/(I/2)$.
- With the two input terminals connected to a suitable devoltage V_{cir} , the bias current I of a perfectly symmetrical differential pair divides equally between the two transistors of the pair, resulting in a zero voltage difference between the two drains (collectors). To steer the current completely to one side of the pair, a difference input voltage v_{cir} of at least $\sqrt{2}V_{OV}$ ($4V_r$, for bipolar) is needed
- Superimposing a differential input signal v_{af} on the decommon-mode input voltage V_{CM} such that $v_{II} = V_{CM} + v_{ad}/2$ and $v_{I2} = V_{CM} + v_{ad}/2$ causes a virtual signal ground to appear on the common-source (common-emitter) connection in response to v_{ab} the current in Q, increases by $g_m v_{ad}/2$ and the current in Q, decreases by $g_m v_{ad}/2$. Thus, voltage signals of $\pm g_m (R_D || r_o) v_{ad}/2$ develop at the two drains (collectors, with R_D replaced by R_C). If the output voltage is taken single-endedly, that is, between one of the drains (collectors) and ground, a differential gain of $\frac{1}{2}g_m(R_D || r_o)$ is realized. When the contput is taken differentially that is between the two drains (collectors), the differential gain realized is twice as large: $g_m(R_D || r_o)$.
- The analysis of a differential amplifier to deterioried differential gain, differential input resistance, frequency response of differential and and so on is facilitated by employing the differential half-circuit, which is a common-source (common-emitter) transistor biased at 1/2
- An up the common-mode signal $v_{\rm am}$ gives rise to drain the or) voltage signals that are ideally equal and given by $v_{\rm am}(R/(2R))$ for (R/(2R)) for the hip star pair where R/(R) is the halped resistance of the cort tent source that approxime has carrent to When the output is taken single on fedly a common mode wall of the path and 1 R R R R for the bipotal cases reliable taking the output different it vites also in the perfect of taking the output different it vites also in

- Mismatches between the two sides of the pair make $A_{\rm min}$ finite even when the output is taken differentially. A mismatch ΔR_D causes $|A_{\rm cm}| = (R_D/2R_{\rm SS})(\Delta R_D/R_D)$, a mismatch Δg_m causes $|A_{\rm cm}| = (R_D/2R_{\rm SS})(\Delta R_D/2R_{\rm SS})$ ($\Delta g_m/g_m$). Corresponding expressions apply for the bipolar pair.
- While the input differential resistance R_{cd} of the MOS pair is infinite, that for the bipolar pair is only 2r, but can be increased to $2(\beta+1)(r_c+R_c)$ by including tesistances R_c in the two emitters. The latter action, however, lowers A_{cd}
- Mismatches between the two sides of a differential pair result in a differential dc output voltage V_o even when the two input terminals are tied together and connected to a dc voltage V_{CM} . This signifies the presence of an input offset voltage $V_{CM} \equiv I_O^*/A_d$. In a MOS pair there are three main sources for V_{CM}

$$\Delta R_D \Rightarrow V_{OS} = \frac{V_{OI}}{2} \frac{\Delta R_D}{R_D}$$

$$\Delta (W/L) \Rightarrow V_{OS} = \frac{V_{OI}}{2} \frac{\Delta (W/L)}{W/L}$$

$$\Delta V_r \Rightarrow V_{OS} = \Delta V_r$$

For the bipolar pair there are two main sources

$$\Delta R_C \Rightarrow V_{OS} = V_T \frac{\Delta R_C}{R_C}$$

$$\Delta I_S \Rightarrow V_{OS} = V_T \frac{\Delta I_V}{I_V}$$

- A popular circuit in both MOS and bipolar analog 10sts the current-mirror-loaded differential pair. It realizes a high differential gain $A_d = g_m(R_{o pour} || R_{o mirror})$ and a low common-mode gain, $|A_{em}| = \frac{1}{2}g_{mi}R_{SS}$ for the MOS circuit $(r_{oA}/\beta_3 R_{EE})$ for the bipolar circuit), as well as performing the differential-to-single-ended conversion with no loss of gain.
- The CMOS two-stage amplifier studied in Section 8.6.1 is intended for use as part of an IC system and thus is required to drive only small capacitive loads. Therefore it does not have an output stage with a low output resistance.
- A multistage amplifier typically consists of three or more stages, an input stage having a high input resistance a reasonably high gain and, it different all a high CMRR one of two informediate stages that realize the body goin; and an output stage having a low output resistance in design (going and maily 2 mg a in alustage implifier life outling effect of each stage in the one that precess must be taken into account.

Computer Simulation Problems

Problems identified by this icon are intended to deminstrate the value of using SPICE simulation to verify hand
analysis and design, and to investigate important issues such
as allowable signal swing and amplifier nonlinear distortion
Instructions to assist in setting up PSpice and Multisim simulations for all the indicated problems can be found in the
corresponding files on the CD. Note that if a particular
parameter value is not specified in the problem statement,
you are to make a reasonable assumption.

 difficult problem, ** more difficult, *** very challenging and or time-consuming. D. design problem

Section 8.1: The MOS Differential Pair

- 8.1 For an NMOS differential pair with a common-mode voltage V_{tM} applied, as shown in Fig. 8.2, let $V_{DD} = V_{SS} = 1.0 \text{ V}$, $k'_{th} = 0.4 \text{ mA/V}^2$, $(W/L)_t$, = 12.5, $V_{th} = 0.5 \text{ V}$, I = 0.2 mA $R_t = 10 \text{ k}\Omega$, and neglect channel-length modulation
- (a) Find k_{O_2} and V_{O_3} for each transistor
- b) For $V_{est} = 0$, find $V_{st} I_{fst}$, I_{D2} , V_{D3} , and V_{D2}
- (c) Repeat (b) for $V_{CM} = +0.3 \text{ V}$
- .d) Repeat (b) for $V_{ext} = -0.1 \text{ V}$
- re) What is the highest value of V_{CM} for which Q and Q, remain in saturation?
- (f) If current source I requires a minimum voltage of 0.2 V to operate properly, what is the lowest value allowed for V_{s} and hence for V_{s} .
- 8.2 For the PMOS differential amplifier shown in Fig. P8.2 let $V_{in} = -0.8 \text{ V}$ and $k_{in}^{2}W^{2}L = 4 \text{ mA/V}^{2}$ Neglect channel-length modulation




Figure P8.2

- (a) For $v_{G_1} = v_{G_2} = 0$ V, find V_{G_2} and V_{G_3} for each of Q_1 and Q_2 . Also find V_{G_2} $V_{D_{11}}$ and $V_{D_{22}}$.
- (b) If the current source requires a minimum voltage of 0.5 V, find the input common-mode range.
- **8.3** For the differential amplifier specified in Problem 8.1 let $v_{(i)} = 0$ and $v_{(i)} = v_{id}$. Find the value of v_{id} that corresponds to each of the following situations:
- (a) $i_D = i_{D2} = 0.1$ mA; (b) $i_{D1} = 0.15$ mA and $i_{D2} = 0.05$ mA; (c) $i_{D1} = 0.2$ mA and $i_{D2} = 0$ (Q_2 just cuts off), (d) $i_{D1} = 0.05$ mA and $i_{D2} = 0.15$ mA, (e) $i_{D1} = 0$ mA (Q_1 just cuts off) and $i_{D2} = 0.2$ mA. For each case, find v_{C1}, v_{D1}, v_{D2} , and ($v_{C2} = v_{D1}$).
- **FIM** 8.4 For the differential amplifier specified in Problem 8.2, let $v_{Gl} = 0$ and $v_{Gl} = v_{cd}$. Find the range of v_{d} needed to steer the bias current from one side of the pair to the other. At each end of this range, give the value of the voltage at the common-source terminal and the drain voltages
- **8.5** Consider the differential amplifier specified in Problem 8.1 with G_2 grounded and $v_{G1} = v_{ur}$. Let v_{ur} be adjusted to the value that causes $i_{D1} = 0.11$ mA and $i_{D2} = 0.09$ mA. Find the corresponding values of v_{GS2} , v_{G2} , v_{G33} , and hence v_{ur} . What is the difference output voltage $v_{D2} = v_{D1}$? What is the voltage gain $(v_{D2} = v_{D1})/v_{ul}$? What value of v_{ul} results in $i_{D1} = 0.09$ mA and $i_{D2} = 0.11$ mA?
- **D 8.6** Design the circuit in Fig. P8.6 to obtain a dc voltage of ± 0.2 V at each of the drains of Q_1 and Q_2 when $v_{G1} = v_{G2} = 0$ V. Operate all transistors at $V_{OV} = 0.2$ V and assume that for the process technology in which the circuit is fabricated, $V_{In} = 0.5$ V and $\mu_n C_{ox} = 250$ μ A/V². Neglect channel-length modulation. Determine the values of R, R_D , and the W/L ratios of Q_1 , Q_2 , Q_3 , and Q_4 . What is the input common-mode voltage range for your design?




Figure P8.6

- **8.7** The table providing the answers to Exercise 8.3 shows that as the maximum input signal to be applied to the differential pair is increased, linearity is maintained at the same level by operating at a higher V_{OV} . If $\|v_{ij}\|_{\max}$ is to be 160 mV, use the data in the table to determine the required V_{OV} and the corresponding values of WL and g_m .
- **8.8** Use Eq. (8.23) to show that if the term involving v^2_J is to be kept to a maximum value of k then the maximum possible fractional change in the transistor current is given by

$$\frac{\Delta I_{\text{max}}}{I/2} = 2\sqrt{k(1-k)}$$

and the corresponding maximum value of v_d is given by

$$v_{idmax} = 2\sqrt{k}V_{OI}$$

Evaluate both expressions for k = 0.01, 0.1, and 0.2.

- 8.9 An NMOS differential amplifier utilizes a bias current of 400 μ A. The devices have $V_c = 0.5 \text{ V}$, $W = 20 \mu\text{m}$, and $L = 0.5 \mu\text{m}$, in a technology for which $\mu_a C_{aa} = 200 \mu\text{A/V}^2$. Find V_{ab} and g_a in the equilibrium state. Also find the value of v_{aa} for full-current switching. To what value should the bias current be changed in order to double the value of v_{aa} for full-current switching.
- **D 8.10** Design the MOS differential amplifier of Fig 8.5 to operate at $V_{OI} = 0.25$ V and to provide a transconductance g_m of 1 mA/V Specify the W/L ratios and the bias current. The technology available provides $V_i = 0.8$ V and $\mu_n C_{nr} = 100 \,\mu\text{A/V}^2$.
- 8.11 Consider the NMOS differential pair illustrated in Fig. 8.5 under the conditions that $I = 100 \, \mu\text{A}$, using FETs for which $k_n'(W/L) = 400 \, \mu\text{A/V}^2$, and $V_r = 1 \, \text{V}$. What is the voltage on the common-source connection for $v_{ci} = v_{c2} = 0^{\circ}$ 2 V? What is the relation between the drain currents in each of these situations? Now for $v_{ci} = 0 \, \text{V}$, at what voltages must v_{ci} be placed to reduce t_{ci} by 10%? to increase t_{ci} by 10%? What is the differential voltage, $v_{ci} = v_{ci} v_{ci}$, for which the ratio of drain currents t_{Di}/t_{Di} is $1.0? \, 0.5^{\circ} \, 0.9? \, 0.99^{\circ}$. For the current ratio $t_{Di}/t_{Di} = 20.0$, what differential input is required.
- ** 12 a) For the MOS differential imposer of Fig. 8.1 with $v_{G1} = V_{CM} + v_{id}/2$ and $v_{G2} = V_{CM} + v_{id}/2$, use I qus (8.23) and (8.24) to derive an expression for the output differential voltage $v_{id} = v_{D2} + v_{D1}$ in terms of the input differential voltage v_{id} .
- (b) Sketch and clearly label the voltage transfer characteristic (VIC) that is j versus v_{id} , over the range 21... $j \le \sqrt{2} V_{OV}$, where V_{OV} is the overdrive voltage at which each transistor is operating in the equilibrium

- state. What is the slope of the nearly linear portion of the VTC near the origin? This is the differential voltage gain. (c) Show on the same coordinates how the VTC changes if the bias current I is doubled? What is the change in the differential voltage gain?
- (d) Prepare another sketch for case (b) Show on the same coordinates what happens to the VTC if the IVIL ratio each transistor is doubled. What is the change in the differential voltage gain?

Section 8.2: Small-Signal Operation of the MOS Differential Pair

- **8.13** An NMOS differential amplifier is operated at a bias current I of 0.4 mA and has a WL ratio of 32, $\mu_{C_a} = 200 \,\mu\text{A/V}^2$, $V_A = 10 \,\text{V}$, and $R_D = 5 \,\text{k}\Omega$. Find V_D , $g_{ab} V_{c}$ and A_{dc} .
- **D 8.14** It is required to design an NMOS differential amplifier to operate with a differential input voltage that can be as high as 0.1 V while keeping the nonlinear term under the square root in Eq. (8.23) to a maximum of 0.05 A transconductance g_m of 1 mA/V is needed. Find the required values of V_{OPS} L and WL. Assume that the technology available has $\mu_n C_m = 200 \ \mu\text{A/V}^2$. What differential gain A_m results when $R_D = 10 \ \text{k}\Omega$? Assume $\lambda = 0$. What is the resulting output signal corresponding to v_m at its maximum value.
- **D 8.15** Design a MOS differential amplifier to operate from ± 1 -V power supplies and dissipate no more than 2 mW in the equilibrium state. The differential voltage gain A_d is to be 5 V V and the output common-mode devoltage is to be 0.5 V (*Note*: This is the devoltage at the drains Assume $\mu_a C_{ox} = 400 \, \mu \text{A/V}^2$ and neglect the Early effect Specify I, R_D , and W/L.
- **D 8.16** Design a MOS differential amplifier to operate from $\pm 1\text{-V}$ supplies and dissipate no more than 2 mW in its equilibrium state. Select the value of V_{O1} so that the value of that steers the current from one side of the pair to the other a 0.4 V. The differential voltage gain A_d is to be 5 V/A Assume $k_n' = 400 \ \mu\text{A/V}^2$ and neglect the Early effect Sparify the required values of I, R_D , and WL.
- **8.17** An NMOS differential amplifier employing equal drain resistors, $R_D=47~{\rm k}\,\Omega$, has a differential gain 4_g N 20 V/V
- (a) What is the value of g_m for each of the two transistory (b) If each of the two transistors is operating at an overdrive voltage $V_{OV} = 0.2$ V, what must the value of I be? (c) For $v_{td} = 0$, what is the de voltage across each R_0
- to it v_{id} is 20-mV peak-to-peak size wate applied in a anced manner but superimposed on $V_{CM} = 0.5 \text{ V. while}$

the lowest value that V_{DD} must have to ensure saturation-mode operation for Q_1 and Q_2 at all times? Assume $V=0.5~\rm V$

8 18 A MOS differential amplifier is designed to have a differential gain A_d equal to the voltage gain obtained from a common-source amplifier. Both amplifiers utilize the same values of R_D and supply voltages, and all the transistors have the same B/L ratios. What must the bias current I of the differential pair be relative to the bias current I_D of the CS amplifier? What is the ratio of the power dissipation of the two circuits?

8.19 A differential amplifier is designed to have a differential voltage gain equal to the voltage gain of a common-source amplifier. Both amplifiers use the same values of R_D and supply voltages and are designed to dissipate equal amounts of power in their equilibrium or quiescent state. As well, all the transistors use the same channel length. What must the width W of the differential-pair transistors be relative to the width of the CS transistor?

D 8.20 Figure P8 20 shows a MOS differential amplifer with the drain resistors R_D implemented using diodeconnected PMOS transistors, Q_3 and Q_4 . Let Q_1 and Q_2 be matched, and Q_1 and Q_4 be matched.




Figure P8.20

(a) Find the differential half-circuit and use it to derive an expression for A_d in terms of $g_{m1,2}$, $g_{m3,4}$, $r_{o1,2}$, and $r_{o3,4}$

(b) Neglecting the effect of the output resistances r_o , find A_d in terms of μ_n , μ_p , $(W/L)_{1,2}$, and $(W/I)_{2,4}$

(c) If $\mu_a = 4\mu_p$ and all four transistors have the same channel length, find $(W_{1,2}/W_{3,4})$ that results in $A_d = 10$ V/V.

8.21 Find the differential half-circuit for the differential amplifier shown in Fig. P8.21 and use it to derive an expression for the differential gain $A_d = v_{nd}/v_{nd}$ in terms of g_m . R_D , and R_x . Neglect the Early effect. What is the gain with $R_x = 0$? What is the value of R_x (in terms of $1/g_m$) that reduces the gain to half this value?




Figure P8.21

*8.22 The resistance R_i in the circuit of Fig. P8.21 can be implemented by using a MOSFET operated in the triode region, as shown in Fig. P8.22. Here Q_1 implements R_{ij} with the value of R_i determined by the voltage V_C at the gate of Q_1 .




Figure P8 22

(a) With $v_{G1} = v_{G2} = 0$ V, and assuming that Q_1 and Q_2 are operating in saturation, what dc voltages appear at the sources of Q_1 and Q_2 . Express these in terms of the overdrive voltage V_{QV} at which each of Q_1 and Q_2 operates,

(b) For the situation in (a), what current flows in Q_3 ? What overdrive voltage V_{OV3} is Q_3 operating at, in terms of V_C ,

 Γ_{OF} , and Γ_{C}

(c) Now consider the case $v_{G1} = + v_{id}/2$ and $v_{G2} = -v_{id}/2$, where v_{id} is a small signal. Convince yourself that Q_3 now conducts current and operates in the triode region with a small v_{DS} . What resistance r_{DS} does it have, expressed in terms of the overdrive voltage V_{OV3} at which it is operating. This is the resistance R_1 . Now if all three transistors have the same W/L, express R_s in terms of V_{OV} , V_{OV3} , and $g_{m1,2}$.

(d) Find V_{OV3} and hence V_C that result in (1) $R_i = 1/g_{m1,2}$; (ii) $R_i = 0.5/g_{m1,2}$.

*8.23 The circuit of Fig. P8.23 shows an effective way of implementing the resistance R, needed for the circuit in Fig. P8.21. Here R_t is realized as the series equivalent of two MOSFETs Q_3 and Q_4 that are operated in the triode region, thus, $R_s = r_{DS3} + r_{DS4}$. Assume that Q_1 and Q_2 are matched and operate in saturation at an overdrive voltage V_{OV} that corresponds to a drain bias current of I/2. Also, assume that Q_3 and Q_4 are matched.




Figure P8.23

(a) With $v_{G1} = v_{G2} = 0$ V, what do voltages appear at the sources of Q, and Q? What current flows through Q, and Q_4 ? At what overdrive voltages are Q_3 and Q_4 oper-

ating? Find an expression for r_{DS} for each of Q_3 and Q_4 and hence for R_s in terms of $(W/L)_{1,2}$, $(W/L)_{3,4}$, and 8m1.2

(b) Now with $v_{G1} = v_{id}/2$ and $v_{G2} = -v_{id}/2$, where v_{id} is a small signal, find an expression of the voltage gan $A_d \equiv v_{od}/v_{id}$ in terms of $g_{m1,2}$, R_D , $(W/L)_{1,2}$, and i# / F .

D .8.24 Figure P8.24 shows a circuit for a differential amplifier with an active load. Here Q1 and Q2 form the differ ential pair, while the current source transistors Q, and Q. form the active loads for Q, and Q, respectively. The de bias circuit that establishes an appropriate de voltage at the drains of Q_1 and Q_2 is not shown It is required to design the circuit to meet the following specifications

- (a) Differential gain $A_d = 80 \text{ V/V}$
- (b) $I_{REF} = I = 100 \,\mu\text{A}$.
- (c) The dc voltage at the gates of Q_0 and Q_1 is +1.5 V
- (d) The dc voltage at the gates of Q_2 , Q_4 , and Q_5 is -1.5 V

The technology available is specified as follows: u.C. = $3\mu_{p}C_{ax} = 90 \,\mu\text{A/V}^{2}; V_{in} = |V_{ip}| = 0.7 \,\text{V}, V_{4n} = |V_{Ap}| = 20 \,\text{V}$ Specify the required value of R and the W/L ratios for all transistors. Also specify I_0 and $|V_{GS}|$ at which each transistor is operating. For de bias calculations you may neglect channel-length modulation




Figure P8.24

8.25 A design error has resulted in a gross mismatch in the circuit of Fig. P8.25. Specifically, Q_2 has twice the WL ratio of Q_1 if v_{ud} is a small sine-wave signal, find:

- (a) I_{D1} and I_{D2}
- (b) V_{in} for each of Q_1 and Q_2
- (c) The differential gain A_d in terms of R_0 , I, and V_{ov}




Figure P8.25

D 8.26 For the cascode differential amplifier of Fig. 8 12(a) show that if all transistors have the same channel tength and are operated at the same $|V_{OV}|$ and assuming that $|V_{du}| = |V_{du}'| = |V_{du}'|$, the differential gain A_d is given by

$$A_d = 2(|V_A|/|V_{OV}|)^*$$

Now design the amplifier to obtain a differential gain of 1000 V/V. Use $|V_{OV}| = 0.2 \text{ V}$. If $|V_A'| = 10 \text{ V/}\mu\text{m}$, specify the required channel length L. If g_m is to be as high as possible but the power dissipation in the amplifier (in equilibrium) is to be limited to 1 mW, what bias current I would you use? Let $V_{DD} = -V_{SS} = 0.9 \text{ V}$

Em 8.27 An NMOS differential pair is biased by a current source I=0.2 mA having an output resistance $R_{\rm sx}=100~\rm k\Omega$. The amplifier has drain resistances $R_{\rm D}=10~\rm k\Omega$, using transistors with $k_n'W/L=3~\rm mA/V^2$, and r_a that is large. If the output is taken differentially and there is a 1% mismatch between the drain resistances, find $|A_d|$, $|A_{cm}|$, and CMRR

8.28 For the differential amplifier shown in Fig. P8 2, let Q_1 and Q_2 have $k_p'(W/L) = 4$ mA/V², and assume that the bias current source has an output resistance of 30 k Ω . Find $|V_{OV}|$, g_m , $|A_d|$, $|A_{cm}|$, and the CMRR (in dB) obtained with the output taken differentially. The drain resistances are known to have a mismatch of 2%.

The D *8.29 The differential amplifier in Fig. P8.29 utilizes a resistor R_{ss} to establish a 1-mA dc bias current. Note that this amplifier uses a single 5-V supply and thus the dc common-mode voltage V_{CU} cannot be zero. Transistors Q_s and Q_s have $k'_n W/L = 2.5 \text{ mA/V}^2$, $V_s = 0.7 \text{ V}$, and $\lambda = 0$.

- (a) Find the required value of V_{cM} .
- (b) Find the value of R_0 that results in a differential gain A_d of 8 V/V.
- (c) Determine the dc voltage at the drains.
- (d) Determine the common-mode gain $\Delta V_{D1}/\Delta V_{CM}$. (Hint: You need to take $1/g_m$ into account.)
- (e) Use the common-mode gain found in (d) to determine the change in V_{CM} that results in Q_1 and Q_2 entering the triode region




Figure P8.29

*8.30 The objective of this problem is to determine the common-mode gain and hence the CMRR of the differential pair arising from a simultaneous mismatch in g_m and in R_0 .

(a) Refer to the circuit in Fig. 8.13(a) and its equivalent in Fig. 8.14, and let the two drain resistors be denoted R_{D1} and R_{D2} where $R_{D1} = R_D + (\Delta R_D/2)$ and $R_{D2} = R_D + (\Delta R_D/2)$. Also let $g_{m1} = g_m + (\Delta g_m/2)$ and $g_{m2} = g_m + (\Delta g_m/2)$. Follow an analysis process similar to that used to derive Eq. (8.63) to show that

$$A_{cm} = \left(\frac{R_D}{2R_{SS}}\right)\left(\frac{\Delta g_m}{g_m} + \frac{\Delta R_D}{R_D}\right)$$

Note that this equation indicates that R_0 can be deliberately varied to compensate for the initial variability in g_m and R_0 , that is, to minimize A_m

(b) In a MOS differential amplifier for which $R_0 = 5 \text{ k}\Omega$ and $R_\infty = 25 \text{ k}\Omega$, the common-mode gain is measured and found to be 0.002 V/V. Find the percentage change required in one of the two drain resistors so as to reduce A_∞ to zero (or close to zero).

D 8.31 A MOS differential amplifier utilizing a simple current source to provide the bias current I is found to have a CMRR of 60 dB. If it is required to raise the CMRR to 100 dB by adding a cascode transistor to the current source, what must the intrinsic gain A_0 of the cascode transistor be? If the cascode transistor is operated at $V_{OI} = 0.2$ V, what must its V_A be? If for the specific technology utilized $V_A' = 10$ V/µm, specify the channel length L of the cascode transistor

Section 8.3: The BJT Differential Pair

8.32 For the differential amplifier of Fig. 8.16(a) let I = 0.5 mA, $V_{cx} = V_{gg} = 2.5$ V, $V_{cw} = -1$ V, $R_c = 8$ k Ω , and $\beta = 100$. Assume that the BJTs have $v_{gg} = 0.7$ V at $t_C = 1$ mA. Find the voltage at the emitters and at the outputs

8.33 An *npn* differential amplifier with I=0.5 mA, $V_{CC}=V_{EE}=2.5$ V, and $R_C=8$ k Ω utilizes BJTs with $\beta=100$ and $v_{BE}=0.7$ V at $i_C=1$ mA. If $v_{B2}=0$, find V_E , V_{C1} , and V_{C2} obtained with $v_{B1}=\pm0.5$ V. and with $v_{B1}=\pm0.5$ V. Assume that the current source requires a minimum of 0.3 V for proper operation.

8.34 An upn differential amplitier with I = 0.5 mA, $V_{CC} = V_{EE} = 2.5$ V, and $R_C = 8$ k Ω utilizes BJTs with $\beta = 100$ and $v_{BE} = 0.7$ V at $i_C = 1$ mA. Assuming that the bias current is obtained by a simple current source and that all transistors require a minimum v_{CE} of 0.3 V for operation in the active mode, find the input common-mode range.

8.35 Repeat Exercise 8.9 for an input of -0.3 V

8.36 An *npn* differential pair employs transistors for which = 690 mV at $t_C = 1$ mA, and $\beta = 50$. The solution leave the active mode at $v_{CE} \le 0.3$ V. The collector result is $R_C = 82$ k Ω , and the power supplies are $\frac{1}{2}$ V. It is bias current I = 20 μ A and is supplied with a supplied received.

satisfies $V_{CM} = 0$ V, find V_E , V_{CI} , and V_{C2} .

coll(x) = 0 In d the d d d of v_B that increases the current $a \in D$ by 10^a

8.37 Consider the BJT differential amplifier when two with a common-mode voltage V_{CM} as shown in Fig. 8 lb(a). As is often the case, the supply voltage V_{CC} may not be pure dc but might include a ripple component v_r of small amplitude and a frequency of 120 Hz (see Section 4.5). Thus the supply voltage becomes $V_{CC} + v_r$. Find the ripple component of the collector voltages, v_{CL} and v_{C2} , as well as of the difference output voltage $v_{rid} = v_{C2} + v_{CL}$. Comment on the differential amplifier response to this undesirable power supply ripple

D 8.38 Consider the differential amplifier of Fig. 8 15., let the BJT β be very large.

(a) What is the largest input common-mode signal that can be applied while the BJTs remain comfortably in the active region with $v_{\ell,\theta}=0^\circ$

(b) If an input difference signal is applied that is large enough to steer the current entirely to one side of the pair what is the change in voltage at each collector (from the condition for which $v_{ii}=0$)?

(c) If the available power supply V_{r_0} is 2.5 V, what value if IR_0 should you choose in order to allow a common-most input signal of $\pm 1.0 \text{ V}^2$

(d) For the value of IR, tound in (c), select values for I and R_C . Use the largest possible value for I subject to the constraint that the base current of each transistor (when I divides equally) should not exceed 2 μ A. Let β = 100

8.39 To provide insight into the possibility of nonlinear distortion resulting from large differential input signals applied to the differential amplifier of Fig. 8.15, evaluate the normalized change in the current t_{E1} , $\Delta t_{E1}/I = (t_{E1} - (I/2))/I$ for differential input signals v_{st} of 5, 10, 20, 30, and 40 mV Provide a tabulation of the ratio $(\Delta t_{E3}/I)/v_{st}$, which represent the proportional transconductance gain of the differential pair as an amplifier

D 8.40 Design the circuit of Fig. 8.15 to provide a differential output voltage (i.e., one taken between the two concenters) of 1 V when the differential input signal is 10 mV A current source of 1 mA and a positive supply of 45 V are available. What is the largest possible input common-mode voltage for which operation is as required? Assume $\alpha = 1$

D *8.41 One of the trade-offs available in the design of the basic differential amplifier circuit of Fig. 8 15 is between the value of the voltage gain and the range of common-mode input voltage. The purpose of this problems to demonstrate this trade-off.

(a) Use Eqs. (8.73) and (8.74) to obtain t_c , and t_{c2} corresponding to a differential input signal of 5 mV (i.e., $v_{g_1} = v_{g_2} = mV$). Assume β to be very high. Find the resulting voltage differential input signal of 5 mV (i.e., $v_{g_1} = v_{g_2} = v_{g_2} = mV$).

ference between the two collectors $(n - n_1)$, and divide this value by 5 mV to obtain the voltage gain in terms of (R_n) .

the Find the maximum permitted value for $V_{e,g}$ while the transisters remain comfortably in the active mode with $\psi_{e,g}=0$. Express this maximum in terms of $V_{e,g}$ and the gain, and hence show that for a given value of $V_{e,g}$, the higher the gain achieved, the lower the common-mode range. Use this expression to find $V_{e,trans}$ corresponding to a gain magnitude of 100 200, 300, and 400 V/V. For each value, also give the required value of IR_e and the value of R_e for I=1 mA. As an example, discuss what can be achieved with $V_{e,g}\approx 10$ V.

*8.42 For the circuit in Fig. 8.15, assuming $\alpha = 1$ and $IR_1 = 5$ V, use Eqs. (8.70) and (8.71) to find v_{c1} and v_{c2} , and hence determine $v_{cd} = v_{c2} + v_{c3}$ for input differential signals $v_{c0} = v_{c0} + v_{c1}$ for MV, 15 mV, 20 mV, 25 mV, 30 mV, 35 mV, and 40 mV. Plot v_{c1} versus v_{c0} and hence comment on the amplifier inearity. As another way of visualizing linearity, determine the gain $(v_{c1} + v_{c2})$ versus v_{c2} . Comment on the resulting graph

8.43 In a differential amplifier using a 3-mA emitter bias current source, the two BJTs are not matched. Rather, one has twice the emitter function area of the other. For a differential input signal of zero volts, what do the collector currents become 1 What difference input is needed to equalize the collector currents? Assume $\alpha = 1$

8.44 This problem explores the linearization of the transfer characteristics of the differential pair achieved by including emitter-degeneration resistances R_1 in the emitters (see Fig. 8.18). Consider the case $I = 200 \,\mu\text{A}$ with the transistors exhibiting $r_{R_2} = 690 \,\text{mV}$ at $r_C = 1 \,\text{mA}$ and assume $t = 1 \,\text{m}$

(8) With no emitter resistances $R_{\rm c}$, what value of V_{B^*} results when $v_{cd}=0^{\circ}$

(b) With no emitter resistances R_{ci} use the large-signal model to find r_{C1} and r_{C2} when $r_{id}=20~{\rm mV}$

(c) Now find the value of R—that will result in the same $r_{\rm Cl}$ and $r_{\rm C2}$ as in (b) but with $r_{\rm cl}=200\,$ mV. Use the large-signal model

to Calculate the effective transconductance G_m as the inverse of the total resistances in the emitter circuits in the cases with our and with the R_c 's. By what factor is G_m reduced? How does this factor relate to the increase in ψ_{id} ? Comment.

8.45 A BIT differential amplifier uses a 200- μ A bias current. What is the value of g_n of each device? If β is 150, what is the differential input resistance?

D 8.46 Design the basic BJT differential amplifier circuit of Fig. 8-19 to provide a differential input resistance of at least 10 kH and a differential voltage gain of 100 V/V. The transistor β is specified to be at least 100. The available positive power supply is 5 V

8.47 For a differential amplifier to which a total difference signal of 10 mV is applied, what is the equivalent signal to its corresponding CE half-circuit? If the emitter current source f is $100~\mu\text{A}$, what is r_i of the half-circuit? For a load resistance of $10~\text{k}\Omega$ in each collector, what is the half-circuit gain? What magnitude of signal output voltage would you expect at each collector? Between the two collectors?

8.48 A BFF differential amplifier is biased from a 1-mA constant-current source and includes a 200- Ω resistor in each emitter. The collectors are connected to $V_{\rm tx}$ via 12-k Ω resistors. A differential input signal of 0.1 V is applied between the two bases.

(a) Find the signal current in the emitters (i_i) and the signal voltage v_{bi} for each BJT

(b) What is the total emitter current in each BJT?

(c) What is the signal voltage at each collector? Assume $\alpha = 1$

(d) What is the voltage gain realized when the output is taken between the two collectors⁹

D 8.49 Design a BJT differential amplifier to amplify a differential input signal of 0.2 V and provide a differential output signal of 5 V. To ensure adequate line unity, it is required to limit the signal amplitude across each base-emitter junction to a maximum of 5 mV. Another design requirement is that the differential input resistance be at least 50 k Ω . The BJTs available are specified to have $\beta \ge 100$. Give the circuit configuration and specify the values of all its components.

D 8 50 Design a bipolar differential amplifier such as that in Fig. 8-19 to operate from ± 2.5 V power supplies and to provide differential gain of 40 V/V. The power dissipation in the unrescent state should not exceed 2 mW.

(a) Specify the values of I and R_C . What do voltage appears at the collectors?

(h) If $\beta = 100$, what is the input differential resistance?

(c) For $v_{cd} = 20$ mV, what is the signal voltage at each of the collectors?

(d) For the situation in (c), what is the maximum allowable value of the input common mode voltage, $V_{CM}{}^{\alpha}$ Recall that to maintain an npn BIT in saturation, α_R should not exceed α_C by more than 0.4 V

D *8.51 In this problem we explore the trade-off between input common-mode range and differential gain in the design of the bipolar BIT. Consider the bipolar differential amplifier in Fig. 8.15 with the input voltages.

$$\begin{split} v_{B1} &= V_{CM} + (v_{id}/2) \\ v_{B2} &= V_{CM} - (v_{id}/2) \end{split}$$

(a) Bearing in mind that for a BJT to remain in the active mode, v_{BC} should not exceed 0.4 V, show that when v_{CC}

has a peak \hat{v}_{rd} , the maximum input common-mode voltage $V_{CM \max}$ is given by

$$V_{CMmax} = V_{CC} + 0.4 - \frac{\hat{v}_{id}}{2} - A_d \left(V_T + \frac{\hat{v}_{id}}{2} \right)$$

(b) For the case $V_{CC} = 5$ V and $\hat{v}_{cd} = 10$ mV, use the relationship above to determine V_{CMmax} for the case $A_d = 100$ V. V. Also find the peak output signal and the required value of IR_C . Now if the power dissipation in the circuit is to be limited to 5 mW in the quiescent state (i.e., with $v_{cd} = 0$), find I and R_C . (Remember to include the power drawn from the negative power supply $-V_{EE} = -5$ V.)

(c) If V_{CMmax} is to be 0 V, and all other conditions remain the same, what gain A_d is achievable?

8.52 For the differential amplifier of Fig. 8.15, let $V_{CC} = +5$ V and $IR_C = 4$ V. Find the differential gain A_d . Sketch and clearly label the waveforms for the total collector voltages v_{C1} and v_{C2} for the following two cases:

(a)
$$v_{B1} = 1 + 0.005 \sin(\omega t)$$

 $v_{B2} = 1 - 0.005 \sin(\omega t)$

(b)
$$v_{B1} = 1 + 0.1 \sin(\omega t)$$

 $v_{B2} = 1 - 0.1 \sin(\omega t)$

8.53 Consider a bipolar differential amplifier in which the collector resistors R_C are replaced with simple current


sources implemented using pup transistors, Sketch cacunt and give its differential half create It 1, 5 for ill transistors find the afflorential vectace gain advise

8.54 For each of the emitter-degenerated differential amplifiers shown in Fig. P8.54, find the differential half-circuit and derive expressions for the differential gain A_d and differential input resistance R_{id} . For each circuit, what devoltage appears across the bias current sources in the quiescent state (i.e., with $v_{id} = 0$). Hence, which of the two circuits will allow a larger negative V_{CM} ?

8.55 Consider a bipolar differential amplifier that, in addition to the collector resistances R_C , has a load resistance R_L connected between the two collectors. What does the differential gain A_d become?

8.56 A bipolar differential amplifier having resistance R_r inserted in series with each emitter (as in Fig. 8.21) is biased with a constant current I. When both input terminals are grounded, the dc voltage measured across each R_r is found to be $4V_T$ and that measured across each R_C is found to be $40V_T$. What differential voltage gain A_d do you expect the amplifier to have?

8.57 A bipolar differential amplifier with emitter degeneration resistances R_c and R_c , is fed with the arrangement shown in Fig. P8.57. Derive an expression for the overall differential voltage gain $G_v \equiv v_{od}/v_{sig}$. If R_{sig} is of such a value that $v_{id} = 0.5v_{sig}$, find the gain G_v in terms of R_c .






Figure P8 54




Figure P8.57

 r_e , R_e , and α . Now if β is Joubled, by what factor does G increase?

8 58 A particular differential amplifier operates from an emitter current source whose output resistance is 0.5 MΩ. What resistance is associated with each common-mode half-circuit? For collector resistors of 20 kΩ and 1% tolerance, what is the resulting common-mode gain for output taken (a) single-endedly? and (b) differentially?

8.59 Find the voltage gain and the input resistance of the amplifier shown in Fig. P8.59 assuming $\beta = 100$




Figure P8.59

8.60 Find the voltage gain and input resistance of the amplifier in Fig. P8.60 assuming that $\beta = 100$




Figure P8.60




Figure P8.61

8.61 Derive an expression for the small-signal voltage gain v_a/v_b of the circuit shown in Fig. P8.61 in two different ways:

(a) as a differential amplifier

(b) as a cascade of a common-collector stage Q_1 and a common-base stage Q_2

Assume that the BJTs are matched and have a current gain α , and neglect the Early effect. Verify that both approaches lead to the same result.

8.62 The differential amplifier circuit of Fig. P8.62 utilizes a resistor connected to the negative power supply to establish the bias current I.

(a) For $v_{g_1} = v_{id}/2$ and $v_{g_2} = -v_{id}/2$, where v_{id} is a small signal with zero average, find the magnitude of the differential gain, $|v_g/v_{id}|$.

(b) For $v_{01} = v_{02} = v_{con}$, where v_{con} has a zero average, find the magnitude of the common-mode gain, $|v_{\sigma}/v_{con}|$.

(c) Calculate the CMRR.

(d) If $v_{\theta 1} = 0.1 \sin 2\pi \times 60t + 0.005 \sin 2\pi \times 1000t$ volts, and $v_{\theta 2} = 0.1 \sin 2\pi \times 60t + 0.005 \sin 2\pi \times 1000t$, volts, find v_{ϕ} .





Figure P8.62



Fran PB 63

8.63 For the differential amplifier shown in Fig. P8.63, identify and sketch the differential half-circuit and the common-mode half-circuit. Find the differential gain, the differential cipal resistance the common mode with resistance the transfer and the common mode input tesistance. For these transitors $\beta = 0.00$ and $\beta = 100$ V

8.64 Consider the basic lifter intial circuit in which the transition rive p = (0) and 1 = 1.00 V is th l = 0.5 Hz. $R = -0.0 \text{ k}\Omega$ and $R = 20 \text{ k}\Omega$. The collector resistances are much of a within $1/\epsilon$. Find

- as the different all earn
- the filterential aparticulation of the control med, gain
- id the common trade reject on rapo-
- and the apul common more to side to

8.65 In a differential-amplifier circuit resembling that shown in Fig. 8.26(a), the current generator represented and R_{ex} consists of a simple common-emitter transistor operating at 100 μ A. For this transistor, and those used if the differential pair, $V_A = 20 \text{ V}$ and $\beta = 50 \text{ What common mode input resistance would result?}$

8.66 A bipolar differential amplifier with I=0.5 mA ut. lizes transistors for which $V_4=10$ V and $\beta=100$. The collector resistances $R_C=10$ k Ω and are matched to within 2%. Find

- (a) the differential gain
- (b) the common-mode gain and the CMRR if the bias cur rent I is generated using a simple current mirror
- (c) the common-mode gain and the CMRR if the hias current I is generated using a Wilson mirror (Refer to Eq. 78 for R, of the Wilson mirror)

D 8.67 It is required to design a differential amplifier to provide the largest possible signal to a pair of $10\text{-}k\Omega$ load resistances. The input differential signal is a sinusoid of 5-mV peak amplitude, which is applied to one input terminal while the other input terminal is grounded. The power supply available is 10--V. To determine the required bias current I, derive an expression for the total voltage at each of the collectors in lemit of V_{CC} and I in the presence of the input signal. Then impose the condition that both transistors should remain well out of saturation with a minimum v_{CC} of approximately 0--V. Thus determine the required value of I. For this design, what differential gain is achieved? What is the amplitude of the signal voltage obtained between the two collectors? Assume $\alpha \approx 1$

D *8.68 Design a BJT differential amplifier that provides two single-ended outputs (at the collectors). The amplifier is to have a differential gain (to each of the two outputs) of at least 100 V/V, a differential input resistance $\geq 10 \text{ k}\Omega$, and a common-mode gain (to each of the two outputs) no greater than 0.1 V/V. Use a 2-mA current source for having. Give the complete circuit with component values and suitable power supplies that allow for $\pm 2 \text{ V}$ swing at each collector. Specify the minimum value that the output resistance of the bias current source must have. The BJTs available have $\beta \geq 100$. What is the value of the input common mode resistance when the bias source has the lowest acceptable resistance?

8.69 When the output of a BJT differential amplifier is taken differentially, its CMRR is found to be 40 dB higher than when the output is taken single-endedly. If the only source of common-mode gain when the output is taken differentially is the mismatch in collector resistances, what must this mismatch be (in percent)?

*8.70 In a particular BJT differential amplifier, a production error results in one of the transistors having an emitter

base function area that is twice that of the other. With the inputs grounded, how will the emitter bias current split between the two transistors? If the output resistance of the current source is 500 k Ω and the resistance in each collector (R) is 12 k Ω , find the common-mode gain obtained when the output is taken differentially. Assume $\alpha=1$.

Section 8.4: Other Nonideal Characteristics of the Differential Amplifier

- **D 8.71** An NMOS differential pair is to be used in an ampifier whose drain resistors are $10 \text{ k}\Omega \pm 1\%$. For the pair, $k_n'W/L = 4 \text{ mA/V}^2$. A decision is to be made concerning the bias current I to be used, whether $160 \text{ }\mu\text{A}$ or $360 \text{ }\mu\text{A}$. Contrast the differential gain and input offset voltage for the two possibilities.
- **D 8.72** An NMOS amplifier, whose designed operating point is at $V_{OI} = 0.2$ V, is suspected to have a variability of V_{c} of ± 5 mV, and of WH and R_{c} (independently) of $\pm 2\%$. What is the worst-case input offset voltage you would expect to find? What is the major contribution to this total offset? If you used a variation of one of the drain resistors to reduce the output offset to zero and thereby compensate for the uncertainties uncluding that of the other R_{c}), what percentage change from nominal would you require? If by selection you reduced the contribution of the worst cause of offset by a factor of 10, what change in R_{D} would be needed?
- 8.73 An NMOS differential pair operating at a bias current I of 100 µA uses transistors for which $k_0' = 250 \text{ µA V}^2$ and WL = 10. Find the three components of input offset voltage under the conditions that $\Delta R_D/R_D = 5\%$, $\Delta (W/L)/(W/L) = 5\%$, and $\Delta V_c = 5 \text{ mV}$. In the worst case, what might the total tilted be? For the usual case of the three effects being independent, what is the offset likely to be?
- **8.74** A bipolar differential amplifier uses two well-matched transistors but collector load resistors that are mismatched by 8%. What input offset voltage is required to reduce the differential output voltage to zero?
- **8.75** A bipolar differential amplifier uses two transistors whose scale currents I₁ differ by 10%. If the two collector resistors are well matched, find the resulting input offset voltage
- **8.76** Modify Eq. (8.119) for the case of a differential amplifier having a resistance R, connected in the emitter of each transistor. Let the bias current source be I
- **8.77** A differential amplifier uses two transistors whose β values are β_1 and β_2 if everything else is matched, show that the input offset voltage is approximately $I_T[(1/\beta_1) (1/\beta_2)]$ Evaluate V_{OS} for $\beta_1 = 100$ and $\beta_2 = 200$ Assume the differential source resistance to be zero

- **8.78** Two possible differential amplifier designs are considered, one using BJTs and the other MOSFETs. In both cases, the collector (drain) resistors are maintained within $\pm 2\%$ of nominal value. The MOSFETs are operated at $V_{OI}=300$ mV. What input offset voltage results in each case? What does the MOS V_{OS} become if the devices are increased in width by a factor of 4%
- ***8.79** A differential amplifier uses two transistors having V_{ij} values of 100 V and 300 V. If everything else is matched, find the resulting input offset voltage. Assume that the two transistors are intended to be biased at a V_{ij} of about 10 V.
- **18.80** A differential amplifier is fed in a balanced or push-pull manner, and the source resistance in series with each base is R_c . Show that a mismatch ΔR_c between the values of the two source resistances gives rise to an input offset soltage of approximately $(I/2\beta)\Delta R_c/[1+(g_mR_c)/\beta]$
- **8.81** One approach to "oftset correction" involves the adjustment of the values of R_{c1} and R_{c2} so as to reduce the differential output voltage to zero when both input terminals are grounded. This offset-nulling process can be accomplished by utilizing a potentiometer in the collector circuit, as shown in Fig. P8.81. We wish to find the potentiometer setting, represented by the fraction x of its value connected in series with R_{c1} , that is required for nulling the output offset voltage that results from:
- (a) $R_{\rm cr}$ being 4% higher than nominal and $R_{\rm cr}$ 4% lower than nominal
- (b) Q having an area 20% larger than that of Q_1




Figure P8.81

8.82 A differential amplifier for which the total emitter bias current is 500 μ A uses transistors for which β is specified to lie between 80 and 200. What is the largest possible input bias current? The smallest possible input bias current? The largest possible input offset current?

**8.83 In a particular BJT differential amplifier, a production error results in one of the transistors having an emitter-base junction area twice that of the other. With both inputs grounded, find the current in each of the two transistors and hence the de offset voltage at the output, assuming that the collector resistances are equal. Use small-signal analysis to find the input voltage that would restore current balance to the differential pair. Repeat using large-signal analysis and compare results.

D 8.84 A large fraction of mass-produced differential-amplifier modules employing 20-kΩ collector resistors is found to have an input offset voltage ranging from +3 mV to -3 mV. By what amount must one collector resistor be adjusted to reduce the input offset to zero? If an adjustment mechanism is devised that raises one collector resistor while correspondingly lowering the other, what resistance change is needed? If a potentiometer connected as shown in Fig P8.81 is used, what value of potentiometer resistance (specified to 1 significant digit) is needed?

Section 8.5: The Differential Amplifier with Active Load

D 8 85 In an active-loaded differential amplifier of the form shown in Fig. 8.32(a), all transistors are characterized by $k'W/L = 3.2 \text{ mA/V}^2$, and $|V_A| = 20 \text{ V}$. Find the bias current I for which the gain $v_o/v_{id} = 100 \text{ V/V}$

D 8.86 It is required to design the active-loaded differential MOS amplifier of Fig. 8.32 to obtain a differential gain of 50 V/V. The technology available provides $\mu_n C_{cor} = 4\mu_p C_{cor} = 400 \, \mu \, \text{A/V}^2 \, \text{M/V}^2 = 0.5 \, \text{V}$ and $(1\%) = 20 \, \text{V/pr}^2$ and operates from $\pm 1 \, \text{V}$ supplies. Use a bias current $I = 200 \, \mu \text{A}$ and operate all devices at $|V_{OF}| = 0.2 \, \text{V}$.

tail in the W/L ratios of the to it transitions

11) Specify the charge length required of all transistors.

(c) I(1) = 0 who s the allowable range of v_O ?

operated at the same I , and having the same hanner length as the other four transistors betermine the CMRR obtained.

8.87 Consider the active loaded MOS differential amplition 1.2.8 (200 may) as 8

tail Cations source I is implemented with a simple current nervor.

(b) Current source I is implemented with the modified Wilson current mirror shown in Fig. P8.87.

Recalling that for the simple nurror $R_{SS} = r_o|_{Q_S}$ and for the Wilson nurror $R_{SS} = g_{m\tau}r_{o\tau}r_{o\beta}$, and assuming that all transistors have the same $|V_4|$ and k'W/L, show that for case is

$$CMRR = 2\left(\frac{V_4}{V_{OB}}\right)^2$$

and for case (b)

$$CMRR = 2\sqrt{2} \left(\frac{V_4}{V_{CM}}\right)^3$$

where $V_{\rm or}$ is the overdrive voltage that corresponds to a drain current of I/2. For k'W/L=10 mA/V², I=1 mA, and $|V_A|=10$ V, find CMRR for both cases.



Figure P8 87

D 8.88 Consider an active-loaded differential amplifier such as that shown in Fig. 8.32(a) with the bias current source implemented with the modified Wilson mirror of Fig. P8.87 with $I = 200 \, \mu A$. The transistors have $|V_i| = 0.5 \, V$ and $|V_i| = 0.5 \, V$ and $|V_i| = 0.5 \, V$. What is the lowest value of the total power supply $(V_{DD} + V_{CS})$ that allows each transistor to operate with $|V_{DS}| \ge |V_{CS}|$?

*8.89 (a) Sketch the circuit of an active-loaded MOS differential amplifier in which the input transistors are cascoded and a cascode current mirror is used for the load (b) Show that if all transistors are operated at an ovenlaw voltage V_{cit} and have equal Early voltages $|V_4|$, the gain signer by

$$A_d = 2(V_A/V_{OV})^2$$




Figure P8.90

Evaluate the gain for $V_{ij} = 0.25 \text{ V}$ and $V_{ij} = 20 \text{ V}$

8.90 Figure P8 90 shows the active-loaded MOS differental amplifier prepared for small-signal analysis. To help the reader we have already indicated approximate values for some of the node voltages. For instance, the output voltage $v_{ij} = \frac{1}{2} (g_{ij} r_{ij}) v_{ij}$, which we have derived in the text. The voltage at the common sources has been found to be approxmately +v₀/4, which is very far from the virtual ground one might assume. Also, the voltage at the gate of the mirror is approximately $-v_{ij}/4$, confirming our contention that the voltage there is vasily different from the output voltage. hence the lack of balance in the circuit and the unavailability of a differential half-circuit. Find the currents labeled i_1 to tis. Determ ne their values in the sequence of their numbermg and reflect on the results. You will find that there is some inconsistency, which is a result of the approximations we have made. Note that all transistors are assumed to be operating at the same $|V_{OV}|$

8.91 An active-loaded NMOS differential amplifier operates with a bias current I of 100 μ A. The NMOS transistors are operated at $|V_{OP}| = 0.2$ V and the PMOS devices at $|V_{OP}| = 0.3$ V. The Early voltages are 20 V for the NMOS and 12 V for the PMOS transistors. Find $|G_m|$, $|R_o|$, and $|A_d|$, for what value of load resistance is the gain reduced by a factor of 22.

8.92 This problem investigates the effect of transistor mismatches on the input offset voltage of the active-loaded MOS differential amplifier of Fig. 8.32(a). For this purpose,

ground both input terminals and short-circuit the output node to ground

(a) If the amplifying transistors Q_1 and Q_2 exhibit a W/L mismatch of $\Delta(W/L)_A$, find the resulting short-circuit output current and hence show that the corresponding V_{OS} is given by

$$V_{OS1} = \left(V_{OV}/2\right) \; \frac{\Delta(W/L)_{,t}}{(W/L)_{,t}} \label{eq:VOS1}$$

where V_{O1} is the overdrive voltage at which Q_1 and Q_2 are operating

(b) Repeat for a mismatch $\Delta(W/L)_M$ in the W/L ratios of the mirror transistor Q_3 and Q_4 to show that the corresponding V_{OS} is given by

$$V_{OS2} = (V_{OV}/2) \left[\frac{\chi_{OM}(t-L)_{\chi}}{(W/L)_{M}} \right]$$

where V_{QF} is the overdrive voltage at which Q_1 and Q_2 are operating.

(c) For a circuit in which all transistors are operated at $|V_{OV}| = 0.2 \text{ V}$ and all WIL ratios are accurate to within ± 1.96 of nominal, find the worst-case total offset voltage V

8.93 The differential amplifier in Fig. 8.37(a) is operated with $l = 400 \, \mu A$ with devices for which $V_s = 16 \, V$ and $\beta = 100$. What differential input resistance, output resistance, equivalent transconductance, and open-circuit voltage gain would you expect? What will the voltage gain be if the input resistance of the subsequent stage is equal to R_{cl} of this stage?

D *8.94 Design the circuit of Fig. 8.37(a) using a basic current mirror to implement the current source I. It is required that the equivalent transconductance be 4 mA/V. Use ± 5 -V power supplies and B/Ts that have $\beta = 125$ and $V_4 = 100$ V. Give the complete circuit with component values and specify the differential input resistance R_{st} , the output resistance R_s , the open-circuit voltage gain A_d , the input bias current, the input common-mode range, the common-mode gain, and the CMRR.

D *8.95 Repeat the design of the amplifier specified in Problem 8.94 utilizing a Widlar current source [Fig. 7.36] to supply the bias current. Assume that the largest resistance available is $2 \text{ k}\Omega$

D 8.96 Modify the design of the amplifier in Problem 8.94 by connecting emitter-degeneration resistances of values that result in $R_{ul} = 125 \text{ k}\Omega$. What does A_{ul} become?

8.97 An active-loaded bipolar differential amplifier such as that shown in Fig. 8.37(a) has l=0.5 mA, $V_4=30$ V, and $\beta=150$. Find G_m , R_o , A_d , and R_{ac} . If the bias-current source is implemented with a simple npn current mirror, find R_{II} , A_{cm} , and CMRR. If the amplifier is fed differentially with a source having a total of $20 \text{ k}\Omega$ resistance (i.e., $10 \text{ k}\Omega$ in series with the base lead of each of Q_1 and Q_2), find the overall differential voltage gain

*8.98 This problem provides a general approach to the determination of the common-mode gain of the active-loaded differential amplifier of either type (MOS and BJT). The method is illustrated in Fig. P8.98, in which we have replaced each of Q_1 and Q_2 together with their source temitter) resistances $2R_{SS}$ ($2R_{EE}$) with a controlled source $G_{mem}v_{nem}$ and an output resistance $R_{o1,2}$. For the MOS case, $G_{mem} = v_{icm}/2R_{SS}$: $v_{icm}/2R_{EE}$ for the bipolar case. Usually R_{o1} and R_{o2} are much larger than the resistances at the respective nodes and can be neglected. The current mirror has been replaced by an equivalent circuit consisting of an input resistance R_{on} , a controlled source with current gain A_{mi} , and an output resistance R_{om} .

(a) Show that the common-mode gain is given approximately by

$$\Psi_{x} = G_{x} R_{xx} ct - 1$$

the For the snapt. MOS mirror consisting of Q_3 and Q_4 , as in Fig. 3.32 as show that

$$A_{\alpha} = 1 - 1 + \frac{1}{Q_{\alpha} / r}$$

and hence dere the expression for the condition mode want. I haven in Eq. (8) 46)

as in Fig. 8 shows show that




Figure P8.98

and hence derive the expression for the CM gain A_{cm} given in Eq. (8.165).

8.99 For the active-loaded MOS differential pair, replaining the simple current-mirror load by the Wilson mirror of Fig. 7.35(a), find the CM gain. [Hint: Use the general formula in Problem 8.98, namely.

$$|A_{cm}| = \frac{R_{om}}{2R_{FF}}(A_m - 1)$$

where R_{cm} is the output resistance of the mirror and A_m is its current transfer ratio. Note, however, that this formula will overestimate $|A_{cm}|$ because we are neglecting R_{c2}

8.100 For the active-loaded bipolar differential par replacing the simple current-mirror load by the base-current-compensated mirror of Fig. 7.33, find the expected systematic input offset voltage. Evaluate V_{OS} for $\beta_P = 50$

8.101 For the active-loaded bipolar differential pair, replacing the simple current-mirror load by the Wilson mirror of Fig. 7.34(a), find the expected systematic input offset voltage. Evaluate V_{OS} for $\beta_P = 50$.

8.102 Figure P8.102 shows a differential cascode amplifier with an active load formed by a Wilson current meror. Utilizing the expressions derived in Chapter 7 for the output resistance of a bipolar cascode and the output resistance of the Wilson mirror, and assuming all transistors to be identical, show that the differential voltage gain A_2 is given approximately by

$$A_d = \frac{1}{3}\beta g_m r_o$$

Evaluate A_s for the case of $\beta = 100$ and $V_s = 30 \text{ V}$.




Figure P8.102

D 8.103 Consider the bias design of the Wilson-loaded cascode differential amplifier shown in Fig. P8.102

(a) What is the largest signal voltage possible at the output without Q_i , saturating? Assume that the CB junction conducts when the voltage across it exceeds 0.4 V.

(b) What should the dc bias voltage established at the output (by an arrangement not shown) be in order to allow for positive output signal swing of 1.5 V⁹

(c) What should the value of V_{max} be in order to allow for a acquire output signal swing of 1.5 V?

(d) What is the upper limit on the input common mode voltage $v_{\rm co}/2$

****8.104** Figure P8 104 shows a modified cascode differential amplifier. Here Q_t and Q_t are the cascode transistors. However, the manner in which Q_t is connected with its base current feeding the current mirror $Q_t - Q_t$ results in very

interesting input properties. Note that for simplicity the circuit is shown with the base of Q, grounded.

(a) With $v_j = 0$ V dc, find the input bias current I_δ assuming all transistors have equal value of β Compare the case without the $Q_{\delta} = Q_{\delta}$ connection

(b) With $v_i = 0$ V (dc) + v_{so} , find the input signal current i and hence the input differential resistance R_{so} . Compare with the case without the $Q_2 - Q_3$ connection. By what factor does R_{so} increase?




Figure P8.104

8.105 For the folded-cascode differential amplifier of Fig 8.40, find the value of V_{BIAS} that results in the largest possible positive output swing, while keeping Q_4 , Q_4 , and the pup transistors that realize the current sources out of saturation. Assume $V_{eV} = V_{ff} = 5 \text{ V}$. If the dc level at the output is 0 V, find the maximum allowable output signal swing. For I = 0.4 mA, $\beta_p = 50$, $\beta_s = 150$, and $V_4 = 120 \text{ V}$ find G_m , R_{cd} , R_{cd} , R_{cd} , and A_d

8.106 For the BiCMOS differential amplitier in Fig. P8 106 let $V_{DD} = V_{cs} = 3 \text{ V}$, I = 0.4 mA, $K_pW/L = 6.4 \text{ mA/V}^2$; $|V_4|$ for p-channel MOSFETs is 10 V, $|V_4|$ for npn transistors is 30 V. Find G_a , R_a , and $A_{a'}$






Figure P8.106

Section 8.6: Multistage Amplifiers

8.107 Consider the circuit in Fig. 8.41 with the device geometries (in μ m) shown in the Table P8 107. Let $I_{REF} =$ 225 μ A, $|V_j| = 0.75 \text{ V for all devices}$, $\mu_n C_{ox} = 180 \,\mu$ A/V², $\mu_0 C_{or} = 60 \,\mu\text{A/V}^2$, $|V_A| = 9 \,\text{V}$ for all devices, $V_{DD} = V_{SS} =$ 1.5 V. Determine the width of Q_k , W, that will ensure that the op amp will not have a systematic offset voltage. Then, for all devices evaluate $l_{D^*}[V_{OV}]$, $[V_{GS}]$, g_m , and r_n . Provide your results in a table similar to Table 8.1. Also find A_1, A_2 the open-loop voltage gain, the input common-mode range. and the output voltage range. Neglect the effect of V_{λ} on the bias current.

D '8.108 The two-stage CMOS op amp in Fig. P8.108 is fabricated in a 0.18- μ m technology having $k_n' = 4k_n' =$ $400 \,\mu\text{A/V}^2$, $V_{tot} = -V_{tot} = 0.4 \,\text{V}$

(a) With A and B grounded, perform a dc design that will result in each of Q_1 , Q_2 , Q_3 , and Q_4 conducting a drain current of 200 µA. Design so that all transistors operate at 0.2 Vowerdrive voltages. Specify the W/L ratio required for each MOSFET. Present your results in tabular form. What is the do voltage at the output ("fest",)?

the find the input common among terrange

terfind the a low shie carbe of the sulput voltage

- (s) With $v_A = v_{id}/2$ and $v_B = -v_{id}/2$, find the voltage gain v_o/v_{id} . Assume an Early voltage of 5 V
- D '8.109 In a particular design of the CMOS op amp of Fig. 8.41 the designer wishes to investigate the effects of increasing the W/L ratio of both Q_1 and Q_2 by a factor of 4 Assuming that all other parameters are kept unchanged refer to Example 8.5 to help you answer the following questions:
- (a) Find the resulting change in $|V_{OV}|$ and in g_m of Q and
- (b) What change results in the voltage gain of the input stage? In the overall voltage gain?
- (c) What is the effect on the input offset voltages (You might wish to refer to Section 8 4)

8.110 Consider the amplifier of Fig. 8.41, whose parameters are specified in Example 8.5. If a manufacturing error results in the WA ratio of Q, being 50/0.8, find the current that Q, will now conduct. Thus find the systematic offset voltage that will appear at the output. (Use the results of Example 8.5.) Assuming that the open-loop gain will remain approximately unchanged from the value found in Example 8.5, find the corresponding value of input offset voltage. V_{OS}

8.111 Consider the input stage of the CMOS op amp in Fig. 8.41 with both inputs grounded. Assume that the two sides of the input stage are perfectly matched except that the threshold voltages of Q_1 and Q_2 have a mismatch Δl Show that a current $g_m, \Delta V$, appears at the output of the first stage. What is the corresponding input offset voltage?

*8.112 Figure P8.112 shows a bipolar op-amp circuit that resembles the CMOS op amp of Fig. 8.41. Here, the input differential pair $Q_1 - Q_2$ is loaded in a current mirror formed by Q_1 and Q_2 . The second stage is formed by the currentsource-loaded common-emitter transistor Q. Unlike the CMOS circuit, here there is an output stage formed by the emitter follower Q_6 . The function of capacitor C_6 will be explained later in Chapter 10. All transistors have $\beta = 100$. $|V_{BE}| = 0.7 \text{ V, and } r_0 = \infty.$

(a) For inputs grounded and output held at 0 V (by negative feedback, not shown) find the emitter currents of all transis-

(b) Calculate the gain of the amplifier with $R_t = 10 \text{ k}\Omega$

Table P8 197

Transistor	Q,	Q,	Q,	Q.	Q,	Q,	Q	Q,
B 7	स्त त्र	3(1-1) 5	10/0.5	10/05	60/0.5	W/0.5	60/05	60/0.5




Figure P8.108




Figure P8.112

D 8.113 It is required to design the circuit of Fig. 8.42 to provide a bias current I_B of 225 μ A with Q_B and Q_g as matched devices having W'L = 60/0.5. Transistors Q_{10} , Q_{11} , and Q_{12} are to be identical and must have the same g_m as Q_R and Q_Q . Transistor Q_{12} is to be four times as wide as Q_{13} . Let $k_B' = 3k_B' = 180 \ \mu\text{A/V}^2$, and $V_{100} = V_{35} = 1.5 \ \text{V}$. Find the required value of R_B . What is the voltage drop across R_B ? Also specify the WL ratios of Q_{10} , Q_{11} , Q_{12} , and Q_{13}

and give the expected de voltages at the gates of Q_{12} , Q_{10} , and Q_{n} .

8.114 A BJT differential amplifier, biased to have $r_e = 100 \,\Omega$ and utilizing two $100 \cdot \Omega$ emitter resistors and $5 \cdot k\Omega$ loads, drives a second differential stage biased to have $r_e = 50 \,\Omega$. All BJTs have $\beta = 100$. What is the voltage gain of the first stage? Also find the input resistance of the first stage, and

the current gain from the input of the first stage to the collectors of the second stage

8.115 In the multistage amplifier of Fig. 8.43, emitter resistors are to be introduced— 100Ω in the emitter lead of each of the first-stage transistors and 25 Ω for each of the second-stage transistors. What is the effect on input resistance, the voltage gain of the first stage, and the overall voltage gain? Use the bias values found in Example 8.6.

D 8.116 Consider the circuit of Fig. 8.43 and its output resistance. Which resistor has the most effect on the output resistance? What should this resistor be changed to if the output resistance is to be reduced by a factor of 2° What will the amplifier gain become after this change? What other change can you make to restore the amplifier gain to approximately its prior value?

D 8.117 (a) If, in the multistage amplifier of Fig. 8.43, the resistor R_0 is replaced by a constant-current source ≈ 1 mA, such that the bias situation is essentially unaffected, what does the overall voltage gain of the amplifier become? Assume that the output resistance of the current source is very high. Use the results of Example 8.7.

(b) With the modification suggested in (a), what is the effect of the change on output resistance? What is the overall gain of the amplifier when loaded by 100Ω to ground? The original amplifier (before modification) has an output resistance of 152 Ω and a voltage gain of 8513 V/V. What is its gain when loaded by 100Ω ? Comment. Use $\beta = 100$

***8.118** Figure P8.118 shows a three-stage amplifier in which the stages are directly coupled. The amplifier, however, utilizes to pass apacitors and as such its frequency corporate fall off at low trequencies. For our purposes tors, and the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a total past of the capacitor are type in a type i



F1994 P8 118

(a) Find the dc bias current in each of the three transistors Also find the dc voltage at the output Assume $|V_{BE}| = 0.7 \text{ V}$, $\beta = 100$, and neglect the Early effect

(b) Find the input resistance and the output resistance

(c) Use the current-gain method to evaluate the voltage $gain i_{\alpha}Ac$

 $Q_4 - Q_6$ has a transmission factor of 2 [1e. $(W/L)_6/(W/L)_4 = 2$]. $Q_3 - Q_5$ has a transmission factor of 1, and $Q_4 - Q_8$ has a transmission factor of 2. All transistors are sized to operate at the same overdrive voltage, $|V_{OI}|$. All transistors have the same Early voltage $|V_4|$

(a) Provide in tabular form the values of I_D , g_m , and r_1 of each of the eight transistors in terms of I, V_{OV} , and V_4 (b) Show that the differential voltage gain A_d is given by

$$A_d = 2g_{m1}(r_{ob} || r_{ob}) = V_4/V_{O1}$$

(c) Show that the CM gain is given by

$$|A_{cm}| \simeq \frac{r_{cb} || r_{o8}}{R_{SS}} \frac{1}{g_{mj} r_{o2}}$$

where R_{SS} is the output resistance of the bias current source / (Hint: Replace each of Q_1 and Q_2 together with their source resistance $2R_{SS}$ with a controlled current-source $\tau_{tem}/2R_{SS}$ and an output resistance. For each current mirror, the current transfer ratio is given by

$$A_i = A_i \text{ (ideal)} \left(1 - \frac{1}{g_m r_o}\right)$$

where g_m and r_o are the parameters of the input transistor of the mirror \mathbf{I}



Figure P8 119

td) If the current-source I is implemented using a simple mirror and the MOS transistor is operated at the same V_{O3} , show that the CMRR is given by

$$CMRR = 4(V_{c}/V_{D_{c}})^{2}$$

(e) Find the input CM range and the output linear range in terms of V_{DD} , $|V_t|$ and $|V_{D1}|$

D*8.120** For the circuit shown in Fig. P8 120, which uses a folded cascode involving transistor Q_n all transistors have $|V_{nr}| = 0.7 \text{ V}$ for the currents involved, $V_4 = 200 \text{ V}$, and $\beta = 100$. The circuit is relatively conventional except for Q_n which operates in a Class B mode (we will study this in Chapter 11) to provide an increased negative output swing for low-resistance loads.

ta Perform a bias calculation assuming $|V_{BF}| = 0.7$ V, high $\beta_c V_a = \infty$, $v_* = v_- = 0$ V, and v_{cl} is stabilized by feedback to about 0 V. Find R so that the reference current I_{REF} is $100 \, \mu \text{A}$. What are the voltages at all the labeled nodes?

(b) Provide in tabular form the bias currents in all transistors together with g_m and r_n for the signal transistors $(Q_\tau, Q_\tau, Q_\tau, Q_\tau, Q_\tau)$ and Q_s) and r_s for Q_c , Q_0 , and Q_s

It) Now, using $\beta = 100$, find the voltage gain $v_a A v_b - v_b$, and in the process, verify the polarity of the input terminals

(d) Find the input and output resistances

(e) Find the input common-mode range for linear operation

(f) For no load, what is the range of available output voltages, assuming $|V_{CESM}| = 0.3 \text{ V}$?

(g) Now consider the situation with a load resistance connected from the output to ground. At the positive and negative limits of the output signal swing, find the smallest load resistance that can be driven if one or the other of Q_i or Q_j is allowed to cut off

D ***8.121 In the CMOS op amp shown in Fig. P8.121, all MOS devices have $|V_1| = 1 \text{ V}$, $\mu_s C_m = 2\mu_s C_m = 40 \,\mu\text{AV}^2$, $|V_4| = 50 \text{ V}$, and $L = 5 \,\mu\text{m}$. Device widths are indicated on the diagram as multiples of W, where $R' = 5 \,\mu\text{m}$

(a) Design R to provide a 10-4A reference current

(b) Assuming $v_0 = 0$ V, as established by external feedback, perform a bias analysis, finding all the labeled node voltages, $V_{\rm ex}$ and I_t for a l transistors

(c) Provide in table form I_0 , V_{GS} g_m and r_n for all devices

(d) Calculate the voltage gain $v_o/(v_*-v_-)$, the input resistance, and the output resistance.

(e) What is the input common-mode range?

(f) What is the output signal range for no load?

(g) For what load resistance connected to ground is the output negative voltage limited to -1 V before Q_7 begins to conduct?

(h) For a load resistance one-tenth of that found in (g), what is the output signal swing?




Figure P8.120



Figure P8.121

CHAPTER 9

Frequency Response

Introduction 687

- 9.1 Low-Frequency Response of the CS and CE Amplifiers 689
- 9.2 Internal Capacitive Effects and the High-Frequency Model of the MOSFET and the BJT 701
- 9.3 High-Frequency Response of the CS and CE Amplifiers 711
- 9.4 Useful Tools for the Analysis of the High-Frequency Response of Amplifiers 721
- 9.5 A Closer Look at the High-Frequency Response of the CS and CE
 Amplifiers 731

- 9.6 High-Frequency Response of the CG and Cascode Amplifiers 746
- 9.7 High-Frequency Response of the Source and Emitter Followers 756
- 9.8 High-Frequency Response of Differential Amplifiers 760
- 9.9 Other Wideband Amplifier Configurations 770
- 9.10 Multistage Amplifier Examples 779

Summary 784


Problems 785

IN THIS CHAPTER YOU WILL LEARN

- How coupling and bypass capacitors cause the gain of discrete-circuit amplifiers to tall off at low frequencies, and how to obtain an estimate of the frequency / list which the gain decreases by 3 dB below its value at midband.
- 2 The internal capacitive effects present in the MOSFET and the BuT and how to model these effects by adding capacitances to the hybrid-z model of each of the two transistor types
- 3 he high-frequency limitation on the gain of the CS and CE amplifiers and now the Jain tailotf and the upper 3-dB frequency rilare mostly determined by the small capacitance between the drain and gate (collector and base).
- 4 Powerful methods for the analysis of the high-frequency response of amplifier circuits of varying complexity.
- 5 How the casco to amplifier studied in Chapter 7 can be designed to obtain wider bandwidth than is possible with the CS and CE amplifiers.
- 6 In high-frequency performance of the source and emitter followers
- 7 The high-frequency performance of differential amplifiers
- 8 Circuit configurations for obtaining wideband amplification

Introduction

Except for brief comments in Sections 5.6.8 and 6.6.8 our study of transistor amplifiers in Chapters 8 through 8 has assumed that their gain is constant independent of the frequency of the input sign if This would imply that their bondwidth is infinite, which of course is not tracf to the strate two show in Fig. 9.1 a sketch of the magnitude of the gain versus the frequency of the input signal of a discrete circuit BIT of MOS amplifier. Observe that there is indeed a with frequency vanice over which the gain remains almost constant. This is the use the requency argue of operation for the particular amplifier. Thus far, we have been assuming that our implifiers are operating in this hand, called the middle-frequency band or midband. The amplifier is designed so if at its midband coincides with the frequency spectrum of the uput signal being amplified by different amounts.



Fourth 91 Services to the property of the control of the services of the servi

Figure 9.1 and cates that it lewer frequencies, the magnitude of the amplifier gual off. This occurs because the coup ing and bypass capacitors no longer have low importances. Recall that we assumed that their an ped mees were small enough to act as short ato? Although this can be true at no found frequencies, as the frequency of the inplosure towered, the reactance 1 off of each of these capacities becomes sign be intoined as subshown in Section 9. This results in a decrease in the overally office gain of the replace will be particularly interested in the determination of the frequency of which define lower end of the midband. It is usually defined as the frequency at which the lower by 3 dB below its value in madband. Integrated circuit ampatiers do not utilize outplied and bypass capacitors, and thus their musband extends down to zero frequency.

Figure 9.1 indicates also that the cain of the amplifier falls off at the frich frequency. This is due to internal capacitive effects in the BTL and in the MOSELT. We shall strik effects in Section 9.2 and model them with capacitances that we will add to the hybrid 70 or of the BTL and the MOSELT. The result he high frequency desice models will be into Section 9.3 in the analysis of the high frequency response of the CS and CE arighth is be discrete and integrated. We will be specific fly interested in the determination of the Local which defines the upper end of the midband. It is defined as the frequency at which the drops by 3 dB below its midband value. Thus, the arighlifier bandwidth is defined by 7 allocated and f_R for IC amplifiers).

The remainder of this chapter will be concerned with the frequency response at alvas. It variety of amplifier configurations of varying degrees of complexity. Of particular interests are ways to extend the ampather bandwidth are a increase to either by adding specific of cuit components, such as source and emitter degeneration resistances, or by changing the accuit configuration altogether.

Before embarking on the study of this chapter, the reader is arged to review Section of which introduces the subject of implifier frequency response and the extremely import topic of single time-constant (STC) circuits. More details on STC circuits etable founds

Appendix 1. As well applied a Liprovices a review of important tools from circuit and sys tem theory: poles, zeros, and Bode plots

9.1 Low-Frequency Response of the Common-Source and Common-Emitter Amplifiers

9.1.1 The CS Amplifier

tigate 17% of 1988 a liser to each to make an source amplifier atrazing coupling capaciand and a mid-byper carried at We wish ordetermine the effect of these capaci-This on the fact that of the molitie. As nontroned before at midband frequencies, mission as have to make by small impedances and can be assumed to be perfect short a ristor top apose of all nating the nothind sum. At low frequencies, however the the state of action the three cipici arces merea es and he amplifier gain decreases. as we shall now show

Determining V V To determine the new frequency gain or transfer function of the may some any not vestoy of 2.92 in the caent with the desources eliminated given source top included and to faze source. Short circuited. We shall perform and the enaments subjectly on this circuit. However, we will remore to This is done in to to keep the materials amply methods to use then or observational issues. The effect If a life is a frequency operation of this imported is mirror, as can be verified by a SPICE simulation

To foreign and the series of the serial source and work our was through the in the following to the land to fight worder. To find the fraction of the flat appears at the transistor gate, $F_{\mu\nu}$ we use the voltage divider rule at the input to write

$$V_R = V_{\text{sig}} \frac{R_C}{R_C + \frac{1}{2C_{C1}} + R_{\text{sig}}}$$

which can be written in the alternate form

$$V = V - \frac{R_G}{R_G + R_{ug}} \frac{s}{s + \frac{1}{C_{C1}(R_G + R_{ug})}}$$
(9.1)

II. we see that the explosion to the secuel transmission from signal generator to amplito in, the equire that queoes depend on factor From cur study of frequency response Section 1.6 secrets Oppositive In we recognize the factor as the transfer function of an all from at he high pass type with a break of corner frequency m=1 ($(R \to R \to R)$) I'm the effect of the coupling capacitor () is to altroduce a high pess \$10 response with a

^{&#}x27;s let us no seemen sudeship cuts out estimate cretions of frequency or equivalently the the reality who are as to experience with a variable suscepts to our symbols. The conserns with the symbol notation introduced in Chapter 1.




Figure 9.2 (a) Capacitisely coupled common source amplifier (b) An exists of the CS important x_i of thine its low frequency transfer function. For simplicity x_i is neglected

break frequency that we shall denote to,

$$\omega_{i} = \omega_{i} = \frac{1}{(-(R + R_{\perp}))}$$

Continuing with the analysis we next determine the drain current I by dividing I by I total impedance in the source circuit which is $[(1 \mid \varrho)] + (1 \mid vC)[]$ to obtain

$$I_t = \frac{V_t}{\frac{1}{g_*} + \frac{1}{\sqrt{C_*}}}$$

which can be writter in the alternate form

$$I = g_m I - \frac{s}{s}$$

$$s + \frac{g_m}{C_s}$$

$$(9.3)$$

We observe that C_s introduces a frequency dependent factor, which is a so of the STC high pass type. Thus the amplifier acquires another break frequency,

$$\omega_{i} = \frac{\zeta_{i}}{C}$$
 (9.4)

To complete the analysis we find I by first using the current divider rule to determine the fraction of I_j that flows through R_i .

$$I_o = -I_d \frac{R_c}{R_c + \frac{R_c}{\sqrt{C}} + R}$$

and then multiplying I_i by R_i to obtain

$$1 = I_o R_L = -I_d \frac{R_D R_L}{R_D + R_L} \frac{1}{(-(R_b + R_c))}$$
 (9.5)

from which we see that Countroduces a third STC high pass factor, giving the amplifier a third break frequency at

$$\omega_{P3} = \frac{1}{C_{C2}(R_D + R_{-})} \tag{9.6}$$

The overall low-frequency transfer function of the anall tier can be found by combining Eqs. (9.1), (9.3), and (9.5) and replacing the break frequencies by their symbols from figs (9.2), (9.4), and (9.6):

$$\frac{1}{V_{-\infty}} = -\left(\frac{R_G}{R_G + R_{\text{sig}}}\right) \left[g_m(R_D \parallel R_L)\right]_{\sqrt{1 + \omega_r}} \frac{1}{\sqrt{1 + \omega$$

which can be expressed in the form

$$\frac{1}{V} = A_M \frac{s}{s + \omega} = \frac{s}{s + \omega} \frac{s}{s + \omega_L}, \tag{9.8}$$

where by the midband gain is given by

0

$$A_{M} = -\frac{R_{G}}{R_{G} + R_{SIR}} [g_{m}(R_{D} || R_{L})]$$
(99)

which is the value we would have obtained had we assumed that () and () were at as perfect short circuits. In this regard note that at midband frequencies, that is at $\lim_{n \to \infty} \frac{1}{n} = \frac{1}{n}$ and $\frac{1}{n} = \frac{1}{n} = \frac{1}{n}$ as should be the case.

Determining the Lower 3 dB Frequency, f. The magnitude of the amplifier g is at frequency ω can be obtained by substituting s in Eq. (9.8) and evaluation the magnitude of the transfer function. In this way, the frequency response of the amplificant be plotted versus frequency, and the lower 3-dB frequency f can be determined is a frequency at which f is drops to f, f is A simpler approach, however, spossing the break frequencies ω , ω and ω are safficiently separated. In this case, we can employ the Bode plot rules (see Appendix F) to sketch a Bode plot of the gain magnitudes are sufficiently separated. In this case, we can employ the Bode plot rules (see Appendix F) to sketch a Bode plot of the gain magnitudes are sufficiently separated. The gain function increases by 20 dB decade. Readers familiar with poles and f is to the gain function increases by 20 dB decade. Readers familiar with poles and f is amplifier. (For a brief review of poles and zeros, refer to Appendix F.)




Figure 9.3. Sketch of the low in quency magnitude response of a CN to platter for which the three platter quencies are sufficiently separated for their effects to appear distinct.

A quick way for estimating the 3 dB frequency tais possible if the highest frequency pole here for is suparated from the nearest pole there it in by at least a factor of 4 (two octaves). In such a case, f, is approximately equal to the highest of the pole frequencies.

t shally the numberst frequency pole is the one caused by C. This is because C. interacts with 1/gm, which is relatively low (see Eq. 9.4)

Determining the Pole Frequencies by Inspection Before leaving this section, we present a simple method for finding the fin e constant and hence the pole frequency associned with each of the three capacitors. The procedure is simple-

- 1. Reduce V., to zero
- 2. Consider each as a torseparately that is, assume that the other two capacitors are acting as perfect short circuits.
- 3. For each capacitor, find the total resistance seen between its terminals. This is the resistance that determines the time constant associated with this capacitor

The residence checking of to apply this procedure to Control and Control thus see that Egs. (9.2), (9.4), and (9.6) can be written by inspection

Selecting Values for the Coupling and Bypass Capacitors Wellow address the design sele of selecting appropriate values for C. C. and C. The design objective is to place the ower 3 dB Lectiones 7 at a specified value while minimizing the capacitor values. Since as pentioned above the results in high edges of the three pole frequencies, the total capacitance sing migrad by selecting to so that its pole frequency to the Weithen decide on the locaor of the other two poles reguencies say \$ to 10 times lower than the frequency of the domia pole to dewever, the values selected for to and to should not be too low, for that a lift regime larger values for Coand Co than may be necessary. The design procedure will be illustrated by an example

Example 9

We wish to select appropriate values for the coupling capacitors Co and Co and the bypass capacitor Coora (Sampother ter which $R=4.7\,\mathrm{M}\Omega$, $R=R=5\,\mathrm{k}\Omega$, $R=100\,\mathrm{k}\Omega$, and $g=1\,\mathrm{m}\Lambda$ V It is replaced to have rear 100 Hz and that the nearest break frequency be at least a decade lower

Solution

We select C_s so that

$$f_{P2} = \frac{1}{2\pi(C_S/g_m)} = f_L$$

Thus,

$$C = \frac{g_m}{2\pi t} = \frac{1 \times 10^{-1}}{2.7 \times 100} = 1.6 \ \mu F$$

For $f_{p_1} = f_{p_2} = 10 \text{ Hz}$, we obtain

$$10 = \frac{1}{2\pi C_{C1}(0.1 + 4.7) \times 10^6}$$

Example 9.1 continued

which yields

$$C_{C1} = 3.3 \text{ nH}$$

and

$$\frac{10}{2\pi C_{C2}(15+15)\times 10^3}$$

which results in

91 A (Samplifier has () () $I_{pl} FR = 0 \text{ M}\Omega$, $R = 0 \text{ M}\Omega$ $\gtrsim 2 \text{ m} \text{ A.V. } R = 0 \text{ M}\Omega$.

Find $A_{ij}, f_{pj}, f_{pj}, f_{pj}$, and f_{ij} .

Ans. -9.9 V/V; 0.016 Hz; 318.3 Hz; 8 Hz; 318.3 Hz

9.1.2 The CE Amplifier

Figure 9.4 shows a common emitter amplifier that utilizes coupling capacitors ϵ_{ij} and ϵ_{ij} and emitter bypass capacitor ϵ_{ij} . As in the case of the MOS amplifier, the effect of this capacitors is felt only at low frequencies. Our objective is to determine the amplifier gian ϵ_{ij} transfer function I=I, with these three capacitances taken into account. Toward that its we show in Fig. 9.4(b) the circuit with the dc sources eliminated. We shall perform small signal analysis directly on the circuit. To keep the analysis simple, we shall not the effect of r_{ij} as we have done in the MOS case.

The analysis of the circuit in Fig. 9.4(b) is somewhat more complicated than the L the CS case. This is a result of the finite β of the BJL, which causes the input impose the base to be a function of C. Thus the effects of C and C, are no longer separable Although one can certainly still derive an expression for the overall transfer forches it result will be quite complicated, making it difficult to obtain design insight. The effects shall pursue an approximate alternative approach.

Considering the Effect of Each of the Three Capacitors Separately. Our firster the analysis of the circuit in Fig. 9.4(b) is to consider the effect of the three capacitors. C., and C. one at a time. That is, when finding the effect of C. we shall assume in and C. are acting as perfect short circuits, and when considering C. we assume that and C. are perfect short circuits, and so on. This is obviously a major simplifying issumption—and one that might not be justified. However, it should serve as a first cut at the converse problems us to gain insight into the effect of these capacitances.

Figure 9 Star shows the circuit with C_2 and C_3 replaced with short circuits. The value V_g at the base of the transistor can be written as

$$V_{\pi} = V_{\text{sig}} \frac{R \parallel r_{\pi}}{(R_B \parallel r_{\pi}) + R_{\text{sig}} + \frac{1}{R_{\text{sig}}}}$$




Figure 9.4 (a) A capacitively coupled common-emitter amplifier. (b) 11 core at prepared for small signal analysis

and the output voltage is obtained as

List two equations can be combined to obtain the voltage gain 1 11, including the effect 1 48

$$\frac{1}{1-\frac{1}{R_B \| r_n) + R}} g_m(R_c \| R) \left[\frac{1}{\frac{1}{(-[R_B \| r_n) + R_{col}]}} \right]$$
(9.10)

0

from which we observe that the effect of C_{ij} is to introduce the frequency depictor to between the square brackets on the right hand side of Eq. 9.10. We recognize tactor as the transfer fraction of a single time constant (STC) circuit of the high p(x), (see Section 1.6 and Appendix E) with a corner (or break or pole) frequency m_{ij} .

$$\omega_{p_1} = \frac{1}{C_{C_1}[(R_B \parallel r_R) + R_{\text{sig}}]}$$
 (91)₁

Note that $[R_n, r_n] + R_n$ is the resistance scen between the terminals of C_n where C_n the STC high pass factor introduced by C_n will cause the amplifier gain to roboth trequencies at the rate of 6 dB octave (20 dB decade) with a 3 dB frequency at C_n as indicated in Fig. 9.5 at Also note that we have denoted the midband gain C_n

$$A_{M} = -\frac{(R_{B} \| r_{\pi})}{(R_{B} \| r_{\pi}) + R_{sig}} g_{m}(R_{C} \| R_{L})$$
 (9.12)

Next we consider the effect of C. For this purpose we assume that C. and C. A acting as perfect short circuits and thus obtain the circuit in Fig. 9.5(b). Reflecting of C. into the base circuit and attilizing the Theyenin theorem enables us to obtain he forement as

$$I_{b} = V_{\text{sig}} \frac{R_{B}}{R_{B} + R_{\text{sig}}} \frac{1}{(R_{B} || R_{\text{sig}}) + (\beta + 1)(r_{c} + \frac{1}{sC_{b}})}$$

The collector current can then be found as \$\text{if}\$ and the output voltage as

$$V_o = -\beta I_h(R_c \parallel R_t)$$

$$- \frac{R_B}{R + R_{\text{sig}}} \frac{\beta (R_c \parallel R_t)}{(R_B \parallel R_{\text{sig}}) + (\beta + 1) \left(r_c + \frac{1}{sC}\right)} V_{\text{sig}}$$

Thus the voltage gain including the effect of Cocan be expressed as


$$\frac{V_o}{1} = -\frac{R_B}{R_o + R_o} \frac{\beta(R_C \parallel R_I)}{(R_o \parallel R_o) + (\beta + 1)} \frac{s}{s + \left[1/C_E\left(r_e + \frac{R_B \parallel R_{sig}}{\beta + 1}\right)\right]}$$
(9.13)

We observe that C introduces the STC high pass factor on the extreme right hand self. Thus C, causes the gain to fall off at low frequency at the rate of 6 dB octave with a six frequency equal to the corner for pole if requency of the high pass STC function, that is

$$\omega_{P2} = \frac{1}{C_E \left[r_e + \frac{R_B \parallel R_{sig}}{\beta + 1} \right]}$$
(9.14)

Observe that $[r] + ((R \parallel R_{\perp}) \mid (\beta + 1))]$ is the resistance seen between the two terms of C, when V is set to zero. The effect of C on the amplifier frequency response v is trated by the sketch in Fig. 9.5(b).

It can be shown that the factor multiplien a the might pass trunsfer function of Eq. (9.13) scapaling of Eq. (9.12).



Egune 9.5 Valor of the for privary restrict fair the of the 9.4 (m) the difference determined with C_s and C_{cs} assumed to be acting as perfect short circuits, (b) the effect of t is cetermined with C_{c_1} and C_{c_2} assumed to be acting as perfect short circuits;

finally we consider the effect of C. The circuit with C. and C. assumed to be acting Stelle tist offerenits is shown in Fig. 9.5cc. for which we can write

$$V_{+} = V_{-} \frac{R \cdot \| r}{(R \cdot \| r_{+} r \cdot R)}$$

. .1

$$\frac{1}{R} + \frac{R_c}{R} + \frac{R}{R}$$

0




Figure 9.5 contained (c) the effect of C is determined with C and C assumed to be actual policy short circuits. (d) skelet of the low frequency gain inder the assumptions that C is and C
These two equations can be combined to obtain the low-frequency gain including the efficiency C_{C2} as

$$\frac{V_o}{V_{\text{sig}}} = -\frac{R_B \| r_{\pi}}{(R_B \| r_{\pi}) + R_{\text{sig}}} g_m(R_C \| R_L) \left[\frac{s}{s + \frac{1}{C_{C2}(R_C + R_L)}} \right]$$
(9.15)

(d)

We observe that C introduces the frequency-dependent factor between the square practets, which we recognize as the transfer function of a high pass STC circuit with a point quency ω_{po} .

$$\omega_{P1} = \frac{1}{C \cdot (R_c + R_c)} \tag{9.16}$$

f (Hz, log scale.

Here we note that as expected (P + R) is the resistance seen between the terminals of C vien to its set to a confirm Compactor Concauses the low frequency gain of the amplifier to discrease a the rate of 6 dB octave with a 3 dB frequency at $f_0 = \omega_0 / 2\pi$ is illustrated by the sketch in Fig. 9.5(c)

Determining the Lower 3 dB Frequency, f. Now hat we have determined the effects (and (acting alone, the question becomes what will happen when all Lee are present it the same time. This question his two parts "rist what happens when all three capacitors are present buildo to interact? The answer is that the amplifier lowfrequency gain can be expressed as

$$\frac{1}{s} = -A_M \left(\frac{s}{s + \omega_{P1}} \right) \left(\frac{s}{s + \omega_{P2}} \right) \left(\frac{s}{s + \omega_{P2}} \right) \tag{9.17}$$

on which we see that it acquires three poles with frequencies to the and the all in the lowfrequency band. It the three frequencies are widery segurated, their effects will be distinct, as nature of by the sketch in Fig. 9.8(4). The important point to note here is that the 3 dB frequency selection of the highest of the three points quantary. This is is is inally the pole caused by the typa's capacitor (supplementation that it sees is usually quite small. Thus even it one uses a large value for C_L , f_R , is usually the highest of the three pole frequencies.

1/t and t are close together none of the three don mates, and to determine t, we the thirt state of the in Eq. 9.17 and calculate the frequency at which it drops to The work involved in doing this however is usually to agreat and is rarely justiticl to practice, particularly because in any case Eq. 9. This an approximation based on the issurption that the three capito orsido not interact. This leads to the second part of the cases on. What happens when all three capacitors are present and interact? We do know that and consults interest and that their combined effect is two poles at frequencies that whether senses the from ω_0 and ω_0 . Decourse one and derive the overall transfer time. on the attraction into account, addingting precisely the row frequency response This however will be for complicated to yiell additional insight. As an alternative, for hand distributes we can obtain a reasonable coed estimate for thising the following formula (which we will not derive here)3:

$$f_l = \frac{1}{2\pi} \left| \frac{1}{C R} + \frac{1}{C R} + \frac{1}{C R} \right|$$
 (9.18)

or equivalently

$$f_{\mu} = f_{\mu_1} + f_{\mu_2} + f_{\mu_3} \tag{9.19}$$

Re and he are the resistances seen by Co., and Corespectively, when a list s the zero and the other two capacitances are replaced with short circuits. Equations (9.18) and provide unsubting using the relative contributions of the three capacitors to for Finally, so tote that a far more precise deer mination of the low frequency gain and the 3 dB frequency f, can be obtained using SPICE.

Selecting Values for C , C and C. We now address the design issue of selecting appropriate values for the land the design objective is to place the lower 3 dB fre spenes / it a specifier to about while min in zing the capacitor values. Since, as mentioned above it as in by sees the lowest of the three resis ances, the total capacitance is minimized by selecting C so that its contribute n to f s dominant. That is not reference to f and we may select C_r such that $1/(C_rR_r)$ is, say, 80% of $\omega_t = 2\pi f_t$, leaving each of a capacitors to contribute 10% to the value of ω . Example 9.2 should help to this lateral process.

Example 9.2

We wish to select appropriate values for C = C = and C = for the common emitter amplifier which has $R = 100~\rm k\Omega$, $R = 8~\rm k\Omega$

Solution

We first determine the resistances seen by the three capacitors C_{c} C_{c} and C_{c} as follows

$$R_{C1} = (R_B \parallel r_\pi) + R_{sig}$$

= $(100 \parallel 2.5) + 5 = 7.44 \text{ k}\Omega$

$$R_E = r_c + \frac{R_B \parallel R_{\text{sig}}}{\beta + 1}$$

= $0.025 + \frac{100 \parallel 5}{101} = 0.072 \text{ k}\Omega = 72 \Omega$

$$R_{C2} = R_C + R_L = 8 + 5 = 13 \text{ k}\Omega$$

Now, selecting C_{ε} so that it contributes 80% of the value of ω_{ε} gives

$$\frac{1}{C_E \times 72} = 0.8 \times 2\pi \times 100$$

$$C_E = 27.6 \text{ uf}$$

Next, if C_{c_1} is to contribute 10% of f_t ,

$$\frac{1}{C_{C1} \times 7.44 \times 10^3} = 0.1 \times 2\pi \times 100$$

$$C_{C1} \approx 2.1 \ \mu\text{F}$$

Similarly, if C is to contribute 10% of finits value should be selected as follows

$$\frac{1}{C_{C2} \times 13 \times 10^3} = 0.1 \times 2\pi \times 100$$

$$C_{C2} = 1.2 \ \mu F$$

In practice, we would select the nearest standard values for the three capacitors while ensuring that $f_i \le 100 \text{ Hz}$.

9.2 As sometime potential $C_{\rm e}$ $C_{\rm e}$ $1\,\mu{\rm L}$, $R_{\rm sig}$ $\sim 5\,{\rm k}\Omega$, $g_{\rm m}=40\,{\rm m}$ A Δ , $1 \le k\Omega R - 8 k\Omega$ and $R \le k\Omega$. Use uning that the three capacitors do not interact. Inc. f_{pq} , and f_{rq} , and hence estimate f_{rq}

Ans 2 of 221kf 221k since t = t and t = t = 221kHz using Eq. (9.19), a some what better estimate for f_i is obtained: 2.24 kHz

9.2 Internal Capacitive Effects and the High-Frequency Model of the MOSFET and the BJT

Win to plus our hispasse quie to so asset the our mot fransistor at up their to fall off at the lew to a send the zon foliate a high trajection is caused by the capacitive effects in cinal to them a istory begins section with a big the consider these effects and more importantly, show that the delikes shall sett all mode can be a remented to take these effects rate account.

9.2.1 The MOSFET

I in a study of the pressed operation of the WOSLET in Section 51, we know that he the state of the s or a firm of the MOstell, a characteristics. We did however implicitly assume that to stell, state of moss in these laborationes are covaried instantineously in other words, we and so A care that is device final Is we terrived such as the small signal model do not is tall a concurred. The escot these model would product constant amplifier pains to a first trace of Warness Traces at that this unfortunate values not happen, in is the most exery MUSEE Emplifier falls aft at some aigh frequency. Similarly, he Muser I feet, logic pivert is Chapter. It exhabits a finite nonzero propagation delay to and the product these resides he MCSHT model must be augmented by including internal capacitances. This is the subject of this section

loss has a the dission of the valious referral capacitances, the reader is Society Fig. 8.1. The exceptast ally two types of internal capacitance in the MOSILT

- I for a sure to the The Life electrode polyalicen) forms a paral eleptate copyrion with the channel with the oxide layer serving as the capacitor dielectric We discussed the earle of oxide capacitance in Section 5.1 and denoted its value per unit are i as (
- 2. The array medicine of the control of them are come dances. Hese are the capite starces of the revises wised in junctions formed by the ir source region ratse selled the source diffusion rand the jetspe sanstrate and by the nedrain region (the dram diffusion) and the substrate. Evaluation of these capacitances will utilize the material studied in Chapter 3.

The city of spacific effects can be moveled by including capacitances in the MOSEET edo between terbunal terbunan. G. D. S. and B. There will be five capite tances in total 0

C.C.C. and C. where the subscripts indicate the location of the capacital the model. In the following, we show how the values of the five model cipactine. be determined. We will do so by considering each of the two capacitive effects separa-

The Gate Capacitive Effect

The gate capacitive effect can be modered by the three capacitations () i had a values of these capacitances can be determined as follows:

When the MOSEE I is operating in the triode region at small a the charge, a of uniform depth. The gate-channel capacitance will be HTC and can be mit. by dividing it equally between the source and drain ends; thus,

$$C_{gs} = C_{gd} = \frac{1}{2}WL C_{or} \quad \text{(triode region)}$$

This is obviously an approximation (as a, mode in 2 is but it works well from a region operation even when v_{DS} is not small.

2. When the MOSELE operates in saturation, the channel has a tapered shape and pinched off at or near the drain end. It can be shown that the gate to change and itance in this case is approximately. If I cound can be modeled by asserentire amount to co. and a zero amount to Co. the cause the channel is priched to the drain); thus,

$$C_{gx} = \frac{1}{3}WL C_{ox}$$
 (saturation region) (9.21)

$$C_{vd} = 0$$

When the MOSEFT is cut off the charge disappears and thus Co. Co. H. w. ever, we can rafter some rather complex reasoning) model the gate capacitive of all by assigning a capacitance W1 () to the gate body model capacitance thus

$$C_{gs} = C_{gd} = 0$$

$$C_{gb} = WL C_{gs}$$
(9.23)
$$(9.24)$$

$$C_{gb} = WL C_{ox}$$
 (9.24)

4. There is an additional small capacitive component that should be added to com-C in all the preceding formulas. This is the capacitance that results from the 's that the source and drain diffusions extend slightly under the gate oxide (refe-Fig. 5.1). If the overlap length is denoted I we see that the overlap capacitance component is

$$C_{\alpha \alpha} = WL_{\alpha} C_{\alpha \alpha} \tag{9.25}$$

Typically, $L_{ov} = 0.05$ to 0.1 L.

The Junction Capacitances. The depletion layer capacitances of the two reverse has pn junctions formed between each of the source and the drain diffusions and the body on N determined using the formula developed in Section 3.6 (Eq. 3.47). Thus, for the sourced P. sion, we have the source-body capacitance, C_{ib} ,

agence to as the value of Confidence body source bias 1 is the magnitude of the reverse has voltage and I is the junction built in voltage (0.6 V to 0.8 V). Similarly, for the drain diffusion, we have the drain-body capacitance Ca.

$$C_{db} = \frac{C_{db0}}{1 + \frac{\overline{V_{DR}}}{V_0}}$$
 (9.27)

where the softened incompline at zero reverse bias voltage, and the magnitude of the every massistage. Note that we have assumed that for both junctions, the grading coefficient m = :

I should be noted also that each of these junction capacitances includes a component msite from the both in side of the liftuition and a component arising from the side wails of it, diffusion in this repair to observe that each diffusion has three side walls that are in conit with the substrate and thus contribute to the junction capacitance (the fourth wall is in contact with the cheaters. In more advanced MONEL I model no, the two components of each of the junction capacitances are calculated separately.

Inc for mans for the anction capacitances in Eqs. (9.26) and (9.27) assume small-signal oper from These termillas, however, can be inedified to obtain approximate, iverage values for the cipacitimes when the train it for a sperating under large signal conditions such as in logic enerts. Finally expical values for the virtous capacitances exhibited by an a channel MOSEET in a 0.5-μm CMOS process are given in the following exercise.

9.3 For my chamal MOSEFT with c=0 in L=1.0 $\mu m_s R=0.05$ $\mu m_s C=0.05$ 0.1 1 0.6 V I 1 V and I 2 V calculate the following capacitances when the frim sistor is operating in saturation: C_{ob} , C_{no} , C_{po} , C_{go} , C_{ob} , and C_{ob} . Ans. 3 45 fT µm; 1.72 fF, 24.7 fF, 1.72 fF, 6.1 fF, 4.1 fF

The High Frequency MOSEET Model I gure 96(a) shows the small signal model of the MOSEFE incoming the to a capacitances Color, Color do This model can be used to product the high toquency response of MOSELE amplifiers. It is, however, quite comof soft manufactional seasons and its use is limited to computer simulation using, for example, SPICE Fortainately when the source is connected to the body, the model simplifies considembas as shown in Fig. 9 oils). In this model, C., although small, plays a significant role in lder) ring the high frequency response of amplifiers and thus must be kept in the model I spacifance () on the other hand, can issually be needested, resulting in significant simplification of manual analysis. The resulting circuit is shown in Fig. 9.6(c).

The MOSFET Unity Gain Frequency (f) A regard of next for the high-frequency operabor of the MOSEET as an amplifier is the unity-gain frequency, fi, also known as the transition frequency which gives rise to the subscript 7. Has is defined as the frequency at which 9 short create error in ear of the common space configuration becomes unity lighted?




Figure 9.6 (a) High frequency equipment circuit model for the MOSEET (b) The equipment circuit of each which the source is connected to the substrate body. (c) The equipment circuit model of (b) who neglected (to simplify analysis).

shows the MOSEET hybrid- π model with the source as the common termina, between the input and output ports. To determine the short-circuit current gain, the input is led will current source signal I and the output terminals are short circuited. It can be seen that the current in the short circuit is given by

$$I_o = g_m V_{gs} - s C_{gd} V_g,$$




Figure 9.7 Determining the short-circuit current gain 1/1

K . Into that C ... is small as the frequencies of interest the second term in this equation can be neglected

$$I_{\gamma} \simeq g_{m} V_{g_{1}} \tag{9.28}$$

From Fig. 9.7, we can express $V_{\rm eq}$ in terms of the input current I as

$$V_{gs} = I_s / s(C_{gs} + C_{gd}) ag{9.29}$$

Figure 198 (9.28) and 9.29, can be combined to obtain the short circuit current gain.

$$\frac{I_o}{I_i} = \frac{g_m}{s(C_{gs} + C_{gd})} \tag{9.30}$$

complexical frequencias some or it can be seen that he make not the current gain becomes unity at the frequency

$$\omega_T = g_m / (C_{rs} + C_{ad})$$

Thus the unity-gain frequency $f_r = \omega_r / 2\pi$ is

$$f_T = \frac{c_m}{2\pi(C_{v_1} + C_{v_d})} \tag{9.31}$$


Since this proportional to bound invisely proportional to the MOSELE internal capacit taces it enigher the value of the more effective the MOSEFT becomes as an amplifier Sistifficial for good and Eq. 5.56. we can express the ferms of the bias current I usee 17 bkm, 948). Addis nively, we can substrate by 5 from Eq. 5.55) to express / in terms he overdrive voltage 1 — see Problem 9/19). Both expressions yield additional insight not ongre frequency operation of the MOSEET. The reader is also referred to Chapter 7. Appendix 7.A for a further discussion of f_i

I pieddy fraighs from about 100 MHz for the older technologies (e.g., a 5 gm CMOS cos to many GHz for newer high spece technologies (2, a 0.13 jain CMOS process)

9.4 Calculate / for the nich nine. MOSELL whose capacitances were found in Exercise 9.3. Assume operation at 100 μ A, and that $k_n' = 160 \mu$ A/V². Ans. 3.7 GHz

Summary

We conclude this section by presenting a summary in Table 9.1



Viodel Parameters

$$g_{m} = \mu_{n} C_{ox} \frac{W}{L} |V_{OV}| = \sqrt{2\mu_{n} C_{ox} \frac{W}{L}} I_{D} = \frac{2I_{D}}{|V_{OV}|}$$

$$C_{ab} = \frac{C_{ab}}{\sqrt{1 + \frac{|V_{SB}|}{V_{O}}}}$$

$$g_{mb} = \chi g_{m}, \quad \chi = 0.1 \text{ to } 0.2$$

$$C_{db} = \frac{C}{\sqrt{1 + \frac{|V_{DB}|}{V_{ox}}}}$$

$$C_{gs} = \frac{2}{3} W L C_{ox} + W L_{ox} C_{ox}$$

$$f_{T} = \frac{g_{m}}{2\pi (C_{gs} + C_{ox})}$$

9.2.2 The BJT

In our study of the physical operation of the BJT in Section 6.1, we assumed trained action to be instantaneous, and as a result the transistor models we developed do not be a any elements (i.e., capacitors or inductors) that would cause time or frequency dependence Actual transistors, however, exhibit charge-storage phenomena that limit the speed and transistors. quency of their operation. We have already encountered such effects in our study of the junction in Chapter 3, and learned that they can be modeled using capacitances. In the following we study the charge-storage effects that take place in the BJT and take them into account by adding capacitances to the hybrid a model. The resulting augmented BIT model will be able to predict the observed dependence of amplifier gain on frequency, and the time delays that transistor switches and logic gates exhibit

The Base-Charging or Diffusion Capacitance C, When the transistor is operating in the active mode, minerity carrier charge is stored in the base region. For an npn transistor the stored electron charge in the base Q can be expressed in terms of the collector current 1, as

$$Q_n = \tau_F i_C \tag{9.32}$$

where T is a device constant with the dimension of time. It is known as the forward basetransit time and represents the everage time a charge carrier (electron) spends in crossing the base. Typically, to is in the range of 10 ps to 100 ps.

Equation (9.32) applies for large signals and, since it is exponentially related to τ_D , v w.l. similarly depend on v_k . Thus this charge-s orage mechanism represents a nonlinear capacitive effect. However, the small signals we can define the small-signal diffusion capacitance Car.

$$C_{dc} \equiv \frac{dQ_n}{dv_{BF}} \tag{9.33}$$

$$= \tau_F \frac{di_C}{dv_{RI}}$$

resulting in

$$C_{d\sigma} = \tau_F g_m = \tau_F \frac{I_c}{V_T} \tag{9.34}$$

Has whenever cochanges by a the collector current changes by give and the charge stored in the base changes by $C_{d_0} v_{b_0} = (\tau_{g_0}) v_{b_0}$.

The Base Emitter Junction Capacitance C. A change in the notionly changes the marge stored in the base region but also the charge stored in the base emitter depletion a et. This distinct charge-storage effect is represented by the FBI depletion-layer gapagi tince. C. I from the development in Chapter 3, we know that for a forward-biased junction, since the ERL is, the depletion lever capacitance is given approximately by

$$C_{je} \approx 2C_{je0} \tag{9.35}$$

where $C_{i=0}$ is the value of $C_{i=0}$ at zero EBJ voltage

The Collector Base Junction Capacitance Collinative-mode operation, the CBJ is reverse based, and its junction of depletion capacitance, usually denoted C₁, can be found from

$$C_{v} = \frac{C_{\mu 0}}{1 + \frac{V_{\mu}}{V_{\mu}}}$$
 (9.36)

where C , is the value of C at zero voltage, I is the magnitude of the CBJ reverse-bias Itaze 1 is the CB1 built in voltage (typically, 175 V), and m is its grading coefficient (typically, 0.2-0.5).

The High-Frequency Hybrid - Model Figure 9.8 shows the hybrid-model of the B.H. tochilling capacitive effects. Specifically, there are two capacitances, the emitter base suparitance (, (, + c) and the collector base capacitance C. Typically, C, is in the




Figure 9.8 The high-frequency hybrid- π model.

range of a few picofarads to a few tens of picofarads, and C. is in the range of a fraction of picotarad to a few picotarads. Note that we have also added a resistor is to model there. tance of the silicon material of the base region between the base terminal B and a fent. internal, or intrinsic, base terminal B that is right under the emitter region creteric rig 6.6) Typically, r is a few tens of ohms, and its value depends on the current level ir a rall, complicated manner. Since (usually)) ... its effect is negligible at low frequencies. presence is felt however at high frequencies, as will become apparent later

The values of the hybrid π equivalent circuit parameters can be determined at a g . bias point using the formulas presented in this section and in Chapter 6. They can alse to found from the terminal measurements specified on the BTT data sheets. For computer str ulation, SPICF uses the parameters of the given IC technology to evaluate the BII in a parameters (see Appendix B).

The Cutoff Frequency The transistor data sheets do not usually specify the value of the Rather the behavior of β (or h_i) versus frequency is normally given. In order to determ, C, and C, we shall derive an expression for h, the CF short-circuit current gain as a 1/C. tion of frequency in terms of the hybrid- π components. For this purpose consider the circ γ shown in Fig. 9.9, in which the collector is shorted to the emitter. A node equation at Cprvides the short-circuit collector current I_i as

$$I_c = (g_m - sC_\mu)V_\pi \tag{9.37}$$

A relationship between I, and I, can be established by multiplying I, by the impedance see between B' and E:

$$V_{\pi} = I_b(r_{\pi} \| C_{\pi} \| C_{\mu}) = \frac{I_b}{1/r_{\pi} + sC_{\pi} + sC_{\mu}}$$
(9.38)

Thus h_{ij} can be obtained by combining Eqs. (9.37) and (9.38):

$$h_{ir} = \frac{I_c}{I_i} = \frac{g_m - sC_{\mu}}{1 + s(C_s + C_{\mu})}$$

^{*} These values apply for discrete devices and devices tabricated with a relatively old IC process to nology (the so cailed high-voltage process see Appendix 7 A). For modern IC tabrication process C_n and C_μ are in the range of tens of femtofarads (fF).




Figure 9 9 Circlet or Jersons trespose a facility of 1

At the frequencies for which this model is valid, $\omega C_{\mu} \le g$ thus we can neglect the s(t) term in the numerator and write

Hus

$$h = \frac{\beta}{1 + \sqrt{C + C_1 n_2}} \tag{9.39}$$

where β_0 is the low-frequency value of β . Thus h_{te} has a single-pole for STC response with a 3-dB frequency at $\omega = \omega_{\beta}$, where

$$\omega_{\beta} = \frac{1}{(s \cdot (s))^{\alpha}} \tag{9.40}$$

Figure 9.10 shows a Bode plot for $|h_{fe}|$. From the -6 dB octave slepe, it follows that the frequency at which $|h_{in}|$ drops to unity, which is called the unity-gain bandwidth ω , is given by

$$\omega = \beta \omega_{\perp}$$
 (9.11)

$$m = \frac{c}{C_{+} + c} \tag{9.42}$$




Figure 9.10 Bade plot for |hfe|






Figure 9.11 Variation of f_r with I_C

and

$$f_T = \frac{g_m}{2\pi(C_\pi + C_\mu)}$$
 (9.43)

This expression is very similar to that of for the MOSEET (Eq. 9.31) with Corept. ... C_{g_d} and C_{g_d} replacing C_{g_d} .

The unity gain bandwidth to also known as the transition frequency which a vestoc' the subscript T, is usually specified on the data sheets of a transistor. It, some cases t is a as a function of I and I. To see how t changes with I recal, that 2 is directly property to I but only part of C, (the dilfusion capacitance C) is directly proportional to I. It of A that I decreases at low currents, as shown in Fig. 9.11. However, the decrease in I at high a rents, also shown in Fig. 9.11 cannot be explained by this argument, rather it is due to same phenomenon that causes β to decrease at high currents (Section 6.9.2). In the regiwhere f_r is almost constant, C_s is dominated by the diffusion part.

Typically f is in the range of 100 MHz to tens of gizanertz. The value of f sa Nused in Eq. (9.43) to determine C . + C. The capacitance C is usually determine so rately by measuring the capacitance between base and collector at the desired revise by voltage VCB.


Before leaving this section, we should mention that the hybrid π model of Γ_{π} (9) characterizes transistor operation fairly accurately up to a frequency of about 0.27 A higher frequencies one has to add other parasitic elements to the model as well is i.f. the model to account for the fact that the transistor is in fact a distributed-parameters." work that we are trying to model with a lumped component circuit. One such refine to consists of splitting it into a number of parts and replacing () by a number of capacitos each connected between the collector and one of the taps of r. This topic is beyone is scope of this book.

An important observation to make from the high frequency model of Fig. 9.8 is that frequencies above 5 to 10 f_{\odot} one may ignore the resistance r_{\odot} It can be seen then mbecomes the only resistive part of the input impedance at high frequencies. Thus / plans important role in determining the frequency response of transistor circuits at high freeacies. It follows that an accurate determination of recan be made only from a high frequenc measurement.

- 9.5 Find to to Color and that a BIT operating it add collector current I = 1 m V and a CBJ reverse. bus the Value has τ hops τ -20th, τ -20th, τ -20th, τ -0.5 V, and τ -0.33 Ans. 0 8 pF, 40 fF; 0.84 pF; 12 fF; 7.47 GHz
- 9.6 For a B11 operated at r = 1 mA determine r and C. if C = 2 pF and h₀ = 10 at 50 MHz Ans. 500 MHz; 10.7 pF
- 9.7. If the BIT in exercic 9.6 includes a relatively constant depletion liver capacitance of 2 pE. find f_r of the BJT when operated at $I_C = 0.1$ mA Ans. 1307 MHz

Summary

For conversion reference. Talke 9.2 provides a summary of the relationships used to determine the values of the parameters of the BJT high-frequency model.



9.3 High-Frequency Response of the CS and CE Amplifiers

Equipped with equivalent circuit models that represent the high frequency operation of the MOSFET and the B.T. we now, ddress the question of the high frequency performance of the CS and CT amplifiers. Our objective is to identify the mechanism that limits the high frequency performance of these important unphities configurations. As well, we need to find a simple approach to estimate the frequency () at which the gain falls by 3 dB below its value at midband frequencies, A M






Figure 9.12. I requested response of a firection p of decomplation. Observe that the finished at low frequencies, and the midband gain A_M extends down to zero frequency.

The analysis presented here applies equally well to discrete circuit capacitively of pbf amplifiers and to IC amplifiers. The frequency response of the first was shown in Eq. 81 and 6.69 and that of the latter is shown in Eq. 9.12. At the frequencies of interest to as he of the high frequency bat do all coupling and by pass capacitors behave as perfect short in cuits and amplifiers of both types have identical high frequency equivalent circuits.

9.3.1 The Common-Source Amplifier

Figure 9.13.a) shows the high frequency, equivalent-circuit model of a CS amplifier II obtained by replacing the MOSEFT in an amplifier circuit such as that in Fig. 9.2 by $180 \, \mu$ frequency equivalent circuit mode, of Fig. 9.6 c, while as always eliminating descorce. Observe that the circuit in Fig. 9.13.a) is general, for instance, it includes a resistance R with arises only in the case of a discrete circuit amplifier. Also, R can be either a passive resistance of the output resistance of a current source load, and similarly for R

The equivalent circuit of Fig. 9.13 car can be simplified by utilizing. The venin theorem the input side and by combining the three parallel resistances at the output side. The resulting simplified circuit is shown in Fig. 9.13 b). The midband gain $T_{\chi r}$ can be found from the circuit by setting C_{gs} and C_{gd} to zero. The result is

$$A_{M} = \frac{V_{\alpha}}{V_{\text{sig}}} = -\frac{R_{G}}{R_{G} + R_{\text{sig}}} (g_{m} R_{L}^{\prime})$$
 (9.44)

The equivalent circuit in Fig. 9 B(b) can be further simplified if we can find a way to do with the bradging capacitor (- that connects the output node to the input side. Loward that end, consider first the output node. It can be seen that the load current is (g, l) = l, which tig. It is the output current of the transistor and I_{gd} is the current supplied through the very small capacitance (- At frequencies in the vicinity of f_{HP} which defines the edge of the midband, it is reasonable to assume that l is still much smaller than $(g_m V_g)$, with the result that l can be given approximately by

$$I = (g_1 + iR) - g_1 R = (9.45)$$




Figure 9.13 Determining the high frequency response of the CS amp. for (a) equivalent or car. (b) the circuit of (a) simplified at the input and the output, (Continued)

where


$$R' \rightarrow R \parallel R$$

Since $V_0 = V_{ds}$, Eq. (9.45) indicates that the gain from gate to drain is g(R') the same value as in the midband. The current I_{ad} can now be found as

$$I_{ga} = sC_{gd}(V_{gs} - V_o)$$

$$(C \{ 1 + g_s R^{-1} \}, 1 \}$$

Now, the left-hand side of the circuit in Fig. 9.13 b), at M, knows of the existence of C, only through the current I_{git} . Therefore, we can replace C by an equivalent capacitance C between the gate and ground as long as C_{ij} draws a current equal to I. That is,






Figure 9.13 (Continued) (c) the equivalent circuit with Corep aced at the input's de with the equivalent capacitance ((d) the frequency response plot which is that of a low pass is note time constant of continue to the contin

which results in

$$C_{eq} = C_{gd}(1 + g_m R_L')$$
 (9.46)

Thus C_{ij} gives rise to a much larger capacitance C_{ij} , which appears at the amplifier input. The multiplication effect that C_{ij} undergoes comes about because it is connected between circuit nodes g and d, whose voltages are related by a large negative gain $C_{ij}R_{ij}$. This effect is known as the Miller effect and $(1+g_{ij}R_{ij})$ is known as the Miller multiplier W_{ij} will study Miller's theorem more formally in Section 9.4.

Using Commander the circuit of Fig. 9.13(c) as a single-time constant (STC) of states.

of the low-pass type (Section 1.6 and Appendix L). Reference to Table 1.2 enables us to express the output voltage $V_{\rm ex}$ of the STC circuit in the form

$$V = \frac{R}{R + R}, \quad V = \frac{1}{1 + \frac{\zeta}{\omega}}$$
 (9.47)

where ω_0 is the corner frequency, the break frequency, or the pole frequency of the STC circuit.

$$\omega_i = 1/C_u R'$$
 (9.48)

with

$$C_{in} = C_{gs} + C_{eq} = C_{gs} + C_{i} \cdot (1 + g_{i}R')$$
 (9.49)

and

$$R'_{\text{sig}} = R_{\text{sig}} \parallel R \tag{9.50}$$

Combining Eqs. (9.45) and (9.47) results in the following expression for the high-frequency gain of the CS amplifier,

$$\frac{1}{R} = \frac{R}{R + R} + \left(\frac{R}{R} \right) \frac{1}{1 + \frac{\alpha}{\omega_0}}$$
 (951)

al creambe expressed in the form.

$$\frac{1}{1_{-6}} = \frac{t_7}{1 + \frac{s}{m}}$$

where the midband gain A_M is given by Eq. (9.44) and ω_H is the upper 3-dB frequency

$$\omega_{H} = \omega_{0} = \frac{1}{C_{in}R_{sig}^{\prime}}$$
(9.53)

Lile

$$f_H = \frac{\omega_H}{2\pi} = \frac{1}{2\pi C_{\rm in} R'_{\rm sig}}$$
 (9.54)

We thus see that the high-frequency response will be that of a low-pass S1C network with a 3-dB frequency f_H determined by the time constant C, R, Figure 9.13.d1 shows a sketch of the magnitude of the high-frequency gain.

Before leaving this section we wish to make a number of observations

- 1. The upper 3-dB frequency is determined by the interaction of $R_{i,j}^{*} = R_{i,j} \parallel R_{i,j}$ and $C_{in} = C_{gs} + C_{gd}(1 + g_m R_t^2)$. Since the bias ies stance R is usually very large, it can be neglected, resulting in $R'_{sig} \simeq R_{\odot}$, the resistance of the signal source. It follows lows that a large value of R_{sig} will cause f, to be lowered
- 2. The total input capacitance C_i is usually deminated by C_i which in turn is made large by the multiplication effect that Coundergoes. Thus, although Consusually a very small capacitance, its effect or the amplifier frequency response can be very significant as a result of its multiplication by the factor $(1+g_{\rm s}R_{\rm s})$ which is approximately equal

- to the made and gain of the an plater. This is the Miller effect, which $c_0 < c_0 < c_0$ amplifier to have a large total input capacitance C_{10} and hence a low f
- 3. To extend the high frequency response of a MOSELL in patter we have the configurations in which the Miller effect is absent or at least reduced. We return to this subject at great length in Section 9.6 and beyond
- 4. The above analysis, resulting in an STC or a single-pole response, is approved. Specifically, it is based on neglecting I_{gd} relative to $g_m V_{gd}$, an assumption $1 + \epsilon_{gd} v_{gd}$ well at frequencies not too much higher than f_H . An exact analysis of the $1 + \epsilon_{gd} v_{gd}$ will be carried out in Section 9.5. The results above, however are than sufficient for a quark estimate of $1 + \epsilon_{gd} v_{gd} v_{gd}$ and $1 + \epsilon_{gd} v_{gd} v_{gd} v_{gd}$ than sufficient for a quark estimate of $1 + \epsilon_{gd} v_{gd} v_{gd} v_{gd} v_{gd} v_{gd}$.

Example 9.3

Find the midband zain 4 and the upper 3 dB frequency t of a CS amportion fed with a signal source having an internal resistance $R=100~\rm k\Omega$. The amplifier has $R=4.7~\rm M\Omega$ $R=t^2$. Nk Ω $g_m=1~\rm mA/V$, $r_o=150~\rm k\Omega$, $C_{gs}=1~\rm pF$, and $C_{gd}=0.4~\rm pF$

Solution

$$A_M = -\frac{R_G}{R_G + R_{SIR}} g_m R_I^*$$

where

$$R_l' = r_o \parallel R_D \parallel R_L = 150 \parallel 15 \parallel 15 = 7.14 \text{ k}\Omega$$
.
 $g_m R_l' = 1 \times 7.14 = 7.14 \text{ V/V}$

Thus.

$$A_M = -\frac{4.7}{4.7 \pm 0.1} \times 7.14 = -7 \text{ V/V}$$

The equivalent capacitance, C_{ω} , is found as

$$C_{eg} = (1 + g_m R_t')C_{gd}$$

 $(1 + 7.14) \times 0.4 = 3.26 \text{ pf}$

The total input capacitance C_m can be now obtained as

$$C_{\rm m} = C_{\rm gr} + C_{\rm eq} = 1 + 3.26 = 4.26 \text{ pF}$$

The upper 3-dB frequency f_H is found from

$$I_{H} = \frac{1}{2\pi C_{\text{in}}(R_{\text{sig}} || R_{G})}$$

$$= \frac{1}{2\pi \times 4.26 \times 10^{-12}(0.1 || 4.7) \times 10^{6}}$$

$$= 382 \text{ kHz}$$

- 9.8 For the CS implifier specified in Example 9.3, find the values of 4, and 6, that result when the signal source resistance is reduced to 10 k\O Ans. -7.12 V/V, 3.7 MHz
- 9.9. Littlis possible to replace the MOSEE Lused in the amplifier in Example 9.3 with another having the same () but a smaller () what is the max mum value that its () can be in order to obtain an / of at least 1 MHz? Ans. 0 08 pl

9.3.2 The Common-Emitter Amplifier

From 9 Handows the high frequency equivalent circumsta Champifier It is obtained by the first the B11 in a circuit sich is that in Fig. 9.4(a) with its mish, requency, equivalent are it mode of the 9.8 and as usual eliminating all desources. Observe that the circuit in 1. 9 4 p. s general and upplies to both discrete and R amplifiers. Thus, it includes R, The basically present in discrete circuits. Also Recan be either a passive resistance of the output resistance of a current-source load, and similarly for R_1 .

In a may enteneral of Lee 9.1 for can be simplified by utilizing Theyenin theorem at the print side and by combining the three parallel resistances at the output side. Specifically, der she darm in be to show the topplying the enintheorem bytal simplifies the resistise factories at the impurisede to a signal generator Γ_{ij} and a resistance R_{ij}^{\prime} , with the valces indicated in the figure

The equivalent circuit in Let 2. 4 (b) can be used to obtain the midband gain Ay, by set ting C_{*} and C_{*} to zero. The result is

$$1_{M} = \frac{V_{o}}{V_{sig}} = -\frac{R_{B}}{R_{B} + R_{sig}} \frac{r_{\pi}}{r_{\pi} + r_{\pi} + (R_{sig} || R_{B})} (g_{m}R'_{L})$$
 (9.55)

where

$$R_{t}' = r_{o} | R_{t} | | R_{L}$$
 (9.56)

Not we observe that the enemy and good barris, dentical to than on the CS amplifier in Fig. 9 Belly Thus the analysis can follow the same process we used for the CS case. The analysis llustrated in Fig. 9.13(c) and (d). The final result is that the CL amplifier gain at high frequencies is given approximately by

where A_M is given by Eq. (9.55) and the 3-dB frequency f_R is given by

$$f_H = \frac{\omega_H}{2\tau} = \frac{1}{2\tau C_s R'_s} \tag{9.58}$$




Figure 9.14 Determining the high frequency response of the CF amplifier: (a) equivalent circuit, (b) the circuit of (a) simplified at both the input side and the output side (c) equivalent circuit, with c replaced the input side with the equivalent capacitance $C_{\rm eff}$ (continued)




Figure 9 14 (Continued) (d) sketch of the frequency-response plot, which is that of a low-pass STC circuit

where

$$C_m = C_m + C_M(1 + g_m R_L^i) \tag{9.59}$$

and

$$R'_{sg} = r_{\pi} \| [r_{s} + (R_{B} \| R_{sg})]$$
 (9.60)

Observe that C_i is samply the sum of C_i and the Miller capacitance $C_i(1+g_iR_i')$. The resistance for seen by a care be easily found from the circuit in Fig. 9.14(a) as follows Rectice to the graph hold of the term mals B and E and look back (to the left). You will see in parallel with x , which is in series with R_{κ} , R_{γ}). This way of finding the resistances, so may a capacitioned as very aseful and spares one from tedious work?

Finally, comment, very similal to those made on the high frequency response of the CS amplifier can be made here as wel-

Example 9.4

It is required to find the midband gain and the upper 3-dB trequency of the common-entiter amplithere the properties following case $J=J_{x}=40 \text{ V}$, J=1 mA, $R_{y}=100 \text{ k}\Omega$, $R_{y}=8 \text{ k}\Omega$, $R_{y}=5 \text{ k}\Omega$, $R_{z}=5 \text{ k}\Omega$, $R_{z}=100 \text{ V}$, $R_{z}=100 \text{ V}$, $R_{z}=800 \text{ MHz}$, and $R_{z}=50 \text{ }\Omega$

Solution

1 m λ. Thus the values of its hybrid-π model parameters are The transistor is biasec at /

$$e_{x} = \frac{I_{x}}{I} = \frac{1 \text{ mA}}{25 \text{ mV}} = 40 \text{ mA V}$$

$$= \frac{\beta}{2} = \frac{100}{40 \text{ mA V}} = 35 \text{ k}\Omega$$

$$\Rightarrow \frac{I}{I} = \frac{100 \text{ V}}{1 \text{ mA}} = 100 \text{ k}\Omega$$

Example 9.4 continued

$$C_{\pi} + C_{\mu} = \frac{g_{m}}{\omega_{T}} = \frac{40 \times 10^{-2}}{2\pi \times 800 \times 10^{6}} = 8 \text{ pf}$$

$$C_{\mu} = 1 \text{ pF}$$

$$C_{\pi} = 7 \text{ pF}$$

$$r_{\epsilon} = 50 \Omega$$

The midband voltage gain is

$$A_M = -\frac{R_B}{R_B + R_{\text{sig}}} \frac{r_\pi}{r_\pi + r_\tau + (R_B \parallel R_{\text{sig}})} g_m R_l^{\prime}$$

where

$$R_I' = r_o || R_C || R_I$$
$$= (100 || 8 || 5) k\Omega = 3 k\Omega$$

Thus.

$$g_m R_i' = 40 \times 3 = 120 \text{ V/V}$$

and

$$A_M = -\frac{100}{100 + 5} \times \frac{2.5}{2.5 + 0.05 + (100 \parallel 5)} \times 120$$
$$= -39 \text{ V/V}$$

and

$$20 \log |A_M| = 32 \text{ dB}$$

To determine f_H we first find C_{m}

$$C_{\text{in}} = C_{\pi} + C_{\mu} (1 + g_{\pi} R_{L}^{*})$$

= 7 + 1(1 + 120) = 128 pF

and the effective source resistance R'_{sig} ,

$$R'_{sig} = |r_R| [r_x + (R_B || R_{sig})]$$

= 2.5 || [0.05 + (100 || 5)]
= 1.65 k\O

Thus,

$$f_{H} = \frac{1}{2\pi C_{\text{to}} R'_{\text{sig}}} = \frac{1}{2\pi \times 128 \times 10^{-12} \times 1.65 \times 10^{3}} = 754 \text{ kHz}$$

EXERCISE

9.10 For the amplifier in Example 9.4, find the value of R, that reduces the midbard gain to half the value found. What value of F results. Note the trade of f between gain and bandwidth. Ans. 1.9 kΩ, 1.42 MHz.

9.4 Useful Tools for the Analysis of the High-Frequency Response of Amplifiers

The approximate method used in the previous section to analyze the high-frequency response of the CS and CE amplifiers provides a reasonably accurate stimite of the and equally important considerable insight into the mechanism that limits high-frequency operation. Unfortunately however, this method is not easily extendable to more complex amplifier circuits. For this reason we will digites byothy in this arction to equip outselves with a number of tools that will prove useful in the analysis of more complex circuits such as the cascode amplifier. We will begin by stepping back and more generally considering the amplifier high-frequency transfer function

9.4.1 The High-Frequency Gain Function

The amplifier gain, taking into account the internal transistor cap citances, can be expressed as a function of the complex-frequency variable s in the general torra

$$A(s) = A_M F_H(s) 960$$

. The Lors thoroughand our periods to the low frequency or degain (refer to Fig. 9.12). The value of A_M can be determined by analyzing the amplitude equivalent circuit while neglecting the effect of the transistor internal capacitances. That is, by assuming that they act as perfect open circuits. By taking these capacitances into account, we see that the gain acquires the factor $F_R(s)$, which can be expressed in terms of its poles and zeros, which are usually real, as follows:

$$F_{H}(s) = \frac{(1+s/\omega_{P1})(1+s/\omega_{P2})...(1+s/\omega_{P1})}{(1+s/\omega_{P1})(1+s/\omega_{P2})...(1+s/\omega_{P1})}$$
(462)

where $\omega_{p_1},\ \omega_{p_2},\ \dots,\ \omega_{p_n}$ are positive numbers representing the frequencies of the n real poles and $\omega_{r1}, \ \omega_{r2}, \ \ldots, \ \omega_{rn}$ are positive, negative, or infinite numbers representing the frequencies of the n real transmission zeros. Note from $1 \text{ q} \rightarrow 62 \text{ that, as should be}$ expected, as s approaches 0, $F_B(s)$ approaches unity and the s in approaches I_{s}

9.4.2 Determining the 3-dB Frequency f_{μ}

The amplifier designer usually is particularly interested in the part of the high frequency hand that is close to the midband. This is because the designer needs to estimate and if need be modify—the value of the upper 3-dB frequency t (or ω_t , $t = \omega - 2\pi t$) Toward that end it should be mentioned that in many cases the zeros are either at infinity or such high frequencies as to be of little significance to the determination of m . If in addition one of the piles say or a profit are hower frequency than any of the other poles, then this pole will have the greatest effect on the value of the amplifier ω_i . In other words, this pole will dominate the high-frequency response of the amplifier and the amplifier is said to have a dominant pole response. In such case, the function $I_{+}(x)$ can be approximated by

$$f(x) = \frac{1}{1 + x \cdot \theta_0} \tag{9.63}$$

which is the transfer function of a first order to STC ow pass network (Appendix L). It follows that if a dominant pole exist. Then the determination of ω is a cutty simplified.

$$(0, 0) \qquad (9.64)$$

This is the situation we encountered in the cases of the common source and common one amplitiers analyzed in Section 9.3. As a rule of thumb, a dominant power sits of the programmy pole is at east twice dates for hactor of 41 away from the nearest present in

It a dominant pole does not exist, the 3 dB frequency ω can be determined from applying $I_{\alpha}(i\omega)$. Alternatively, an approximate formula for ω can be derived as follows (5) a for simplicity, the case of a circuit having two poles and two zeros in the high frequency band; that is,

$$F_H(s) = \frac{(1+s/\omega_{21})(1+s/\omega_{22})}{(1+s/\omega_{P1})(1+s/\omega_{P2})}$$
(965)

Substituting $s = j\omega$ and taking the squared magnitude gives

$$|F_H(j\omega)|^2 = \frac{(1+\omega^2/\omega_{21}^2)(1+\omega^2/\omega_{22}^2)}{(1+\omega^2/\omega_{P1}^2)(1+\omega^2/\omega_{P2}^2)}$$

By definition, at $\omega = \omega_H$, $|F_H|^2 = \frac{1}{2}$; thus,

$$\frac{1}{2} = \frac{(1 + \omega_{H}^{2} / \omega_{Z1}^{2})(1 + \omega_{H}^{2} / \omega_{Z2}^{2})}{(1 + \omega_{H}^{2} / \omega_{P1}^{2})(1 + \omega_{H}^{2} / \omega_{P2}^{2})}$$

$$= \frac{1 + \omega_{H}^{2} \left(\frac{1}{\omega_{Z1}^{2}} + \frac{1}{\omega_{Z2}^{2}}\right) + \omega_{H}^{4} / \omega_{Z1}^{2} \omega_{Z2}^{2}}{1 + \omega_{H}^{2} \left(\frac{1}{\omega_{P1}^{2}} + \frac{1}{\omega_{P2}^{2}}\right) + \omega_{H}^{4} / \omega_{P1}^{2} \omega_{P2}^{2}}$$
(966)

Since ω_{i} , is usually smaller than the frequencies of all the poses and zeros, we may now the terms containing ω_{H}^{4} and solve for ω_{H} to obtain

$$\omega = 1 \frac{1}{\omega} + \frac{1}{\omega} \frac{2}{\omega} \frac{2}{\omega} \qquad (9.67)$$

This relationship can be extended to any number of poles and zeros as

$$\omega$$
, $1 \frac{1}{\omega} + \frac{1}{\omega} + \frac{1}{\omega} + \frac{1}{\omega} + \frac{1}{\omega}$

Note that if one of the poles say P, is dominant, then ω , ω , ω , ω and Eq. (9.68) reduces to Eq. (9.69).

Institute 9.5

0

The high-frequency response of an amplifier is characterized by the transfer function

$$I_{x}(s) = \frac{1 - \sqrt{10^{5}}}{(1 + \sqrt{10^{4}})(1 + \sqrt{4} \times 10^{4})}$$

Determine the 3-dB frequency approximately and exactly

Solution

Noting that the lowest-frequency pole at 10" rad's is two octaves lower than the second pole and a decade lower than the zero, we find that a dominant-pole situation almost exists and $m_d \simeq 10^3\,\mathrm{rad} \times 4$ better estimate of ω_{H} can be obtained using Eq. (9.68), as follows

$$\omega_H = 1 / \sqrt{\frac{1}{10^8} + \frac{1}{16 \times 10^8} + \frac{2}{11^9}}$$

$$= 9800 \text{ rad/s}$$

The exact value of ω_q can be determined from the given transfer function as 9537 rad 5. Finally, we show in Fig. 9.15 a Bode plot and an exact plot for the given transfer function. Note that this is a plot of the high-frequency response of the amplifier normalized relative to its midband gain. That is, if the midband gain is, say, 100 dB, then the entire plot should be shifted upward Ъу 100 dВ




Figure 9.15 Normalized high-frequency response of the air patier in Lyampic 9.5

0

9.4.3 Using Open-Circuit Time Constants for the Approximate Determination of $f_{\rm H}$

It the poles and zeros of the amplifier transfer function can be determined easily transfer function can be determined easily transfer an determine t asing the techniques above. In many cases, however, it is not a simple roat to determine the poles and zeros by quick band analysis. In such cases an approximation of f_H can be obtained using the following method.

Consider the function f(x) (Eq. 9.62) which determines the high frequency report the amplifier. The numerator and denominator factors can be multiplied out at a few expressed in the alternative form

$$F_{H}(s) = \frac{1 + a_{1}s + a_{2}s^{2} + \dots + a_{n}s^{n}}{1 + b_{1}s + b_{2}s^{2} + \dots + b_{n}s^{n}}$$
(9.69)

where the coefficients a and b are related to the frequencies of the zeros and poles respectively. Specifically, the coefficient b_1 is given by

$$b_1 = \frac{1}{\omega} + \frac{1}{\omega} + \dots + \frac{1}{\omega} \tag{9.70}$$

It can be shown (see Gray and Scarle (1969)) that the value of b can be obtained by (6) certify the various capacitances in the high frequency equivalent circuit one at a time credition all other capacitors to zero (or equivalently replacing them with open credition obtain the contribution of capacitance (6) we reduce all other capacitances to credition input signal source to zero, and determine the resistance R seen by (6) It species is then repeated for all other capacitors in the circuit. The value of b is compute 8 summing the individual time constants, caused open-circuit time constants.

$$b_1 = \sum_{i=1}^{r} C_i R_i \tag{9.71}$$

where we have assumed that there are n capacitors in the high frequency equivalent or at. This method for determining h is exact, the approximation comes about it asin, to value of h to determine ω . Specifically, if the zeros are not dominant and if one of no poles, say P_1 , is dominant, then from Eq. (9.70),

$$b_3 = \frac{1}{\omega_{m}} \tag{9.72}$$

But, also the upper 3-dB frequency will be approximately equal to m, leading to t_2 approximation

$$\omega_i = \frac{1}{b} = \frac{1}{\sum CR} \tag{9.73}$$

Here it should be pointed out that in complex circuits we usually do not know wheme a dominant pole exists. Nevertheless, using Eq. (9.73) to determine a, normally view remarkably good results even it a dominant pole does not exist. The method will be illustrate by an example.

The method of open-circuit time constants yields good resists only whereall the poles are resists the case in this chapter.

Example 9.6

Figure 9 6(a) shows the high-frequency equivalent circuit of a common-source MOSEET amplifier The amportion is fed with a signal generator I having a resistance R. Resistance R, is due to the biasing network. Resistance R' is the parallel equivalent of the load resistance R_t , the drain bias resistance R, and the EET output resistance). Capacitors C_i and C_i are the MOSFET internal capacitances. For $R=100~\rm k\Omega$, $R=420~\rm k\Omega$, C=E=EpL,g, A=MA=V and $R_i^2=3.33~\rm k\Omega$, find the midband voltage gain, $A_{\rm M} = V_o/V_{\rm sig}$ and the upper 3-dB frequency. $f_{\rm H}$.

Solution

The midband voltage gain is determined by assiming that the capacitors in the MOSFET model are perfect open circuits. This results in the midband equivalent circuit shown in Fig. 9 16(b).




Figure 9.16 cacuts for Example 9.6 (a) high Legacies equivalent circuit of a MOSLET impulier (h) the equivalent errorit at midband trequencies, (c) encent for determining the resist new section (-) (d) exend for determining the resistance seen by C.

Example 9 b continued

from which we find

$$4_{sc} = \frac{1}{1_{-s}} = -\frac{R}{R_{-} + R_{-}} (\epsilon R_{-})$$

$$= \frac{420}{420 + 100} \cdot 4 + 3.33 - 10 \times V$$

We shall determine ω , using the method of open-circuit time constants. The resistance R_{gi} seen by C_{gi} is found by setting $C_{gi} = 0$ and short-circuiting the signal generator V_{sig} . This results in the circuit of Fig. 9.16(c), from which we find that

$$R_{xx} = R \left[R_{xx} - 420 \text{ k}\Omega \right] 100 \text{ k}\Omega = 80 \text{ k}\Omega$$

Thus the open-circuit time constant of Cons-

$$\tau_{s} = C / R_{s} = 1 + 10^{-1} + 80 \text{ N} + 10^{-1} + 80 \text{ N} \text{ ns}$$

The resistance R seen by C is found by setting C 0 and short-circuiting V_{sig} . The result is the circuit in Fig. 9-16(d), to which we apply a test current I. Writing a node equation at G gives

$$I = \frac{1}{R_s} = \frac{1}{R_s}$$

Thus,

where $R'_{sig} = R_i || R_g$. A node equation at D provides

$$I = \mathfrak{L}_m I + \frac{I + I}{R}$$

Substituting for 1', from Eq. (9.74) and rearranging terms yields

$$R_{in} = \frac{1}{I} = R'_{in} + R_{in} + g_{in} R'_{in} R'_{in}$$
 | 16 NEQ

Thus the open-circuit time constant of C is

$$\tau_{g,r} = (-, R_{-r})$$

$$= 1 \times 10^{-15} + 1.16 \times 10' = 1.160 \text{ ns}$$

The upper 3-dB trequency ω_i can now be determined from

$$\omega_{H} = \frac{1}{\tau_{k} + \tau_{k,j}}$$

$$= \frac{1}{(80.8 + 1160) \times 10^{-4}} - 806 \text{ ktad s}$$

Thus,

$$f_n = \frac{\omega_n}{2\pi} = 1283 \text{ kHz}$$

The method of open circuit ringe constants has an important advantage in that it tells the circuit designer which of the various capacitances is significant in determining the amphifier frequency response. Specifically, the relative contribution of the various capacitances to the effective time count by is immediately obvious. For instance, in the above example we see that Const the dominant capacitance in determining f_H . We also note that, in effect to increase f either we use a MOS-FET with smaller C_{ga} or, for a given MOSFET, we reduce R by using a smaller R' or R'. If R is sed, then for a given MOSELL the only way to increase bandwidth is by reducing the load resistance. Unfortunately, this also decreases the midband gain. This is an example of the usual trade-off between gain and bandwidth, a common circumstance which was menticined earlier

9.4.4 Miller's Theorem

In our analysis of the high-frequency response of the con mon source and common-emitter amplifiers (Section 9.3), we employed a technique for replacing the bridging capacitance $(C_n, \text{ or } C_n)$ by an equivalent input capacitance. This very useful and effective technique is 6 - ad on a general theorem known as Miller's theorem, which we now present

Consider the situation in Fig. 9.17(a) As part of a larger circ at that is not shown, we have isolated two circuit nodes, labeled 1 and 2, between which an impedance Z is connected Notes I and 2 are also connected to other parts of the circuit, as signified by the broken lines amainst his from the two nodes. Furthermore at is issumed that somehow it has been determined ducting voltage at noder his related to that at node 1 by

$$I = KI \tag{9.75}$$

It is preal situations A is a 2 in factor that can be positive or negative and that has a magnitude soa by arger than unity. This however, is not an assumption for Miller's theorem

Monsh heorem states that impedance Z can be replaced by two impedances. Z₁ connected between node 1 and ground and 2. connected he weer node 2 and ground, where

and

$$/$$
 $/$ 1 $\frac{1}{\Lambda}$ (9.76b)

to obtain the equivalent circuit shown in Fig. 9.17(b).




Figure 9 17 The Miller equivanni or n

The proof of Miller's theorem is achieved by deriving Eq. (9.76) as follows. If theory circuit of Fig. 9.17(a), the only way that node 1.7 feets the existence, of impedince through the current 7 that 2 draws away from node 1. Therefore, to keep this circuit unchanged in the equivalent circuit, we must choose the value of 2, so that it draw equal current,

$$I_1 = \frac{V_1}{Z_1} = I = \frac{V_1 - KV_1}{Z}$$

which yields the value of Z_1 in Eq. (9.76a). Similarly, to keep the current into r_{10} , unchanged, we must choose the value of Z_2 so that

$$I_2 - \frac{0 - V_1}{Z_2} - \frac{0 - KV}{Z_2} = I - \frac{V_1 - KV_1}{Z}$$

which yields the expression⁶ for Z_2 in Eq. (9.76b).

Example 9.7

Figure 9.18(a) shows an ideal voltage amplifier having a gain of 100 V/V with an impedance / connected between its output and input terminals. Find the Miller equivalent circuit when / is (a) i $1\text{-M}\Omega$ resistance and (b) a 1-pF capacitance. In each case, use the equivalent circuit to determine V_0/V_{sig} .

Solution

(a) For Z = 1 M Ω , employing Miller's theorem results in the equivalent circuit in Fig. 9.18(b) where

$$Z = \frac{Z}{1 - K} = \frac{1000 \text{ k}\Omega}{1 + 100} = 9.9 \text{ k}\Omega$$

$$Z_1 = \frac{Z}{1 - K} = \frac{1 \text{ M}\Omega}{1 + 100} = 0.99 \text{ M}\Omega$$

 $Z_2 = \frac{Z}{1 - \frac{1}{K}} = \frac{1 \text{ M}\Omega}{1 + \frac{1}{100}} = 0.99 \text{ M}\Omega$

The voltage gain can be found as follows:

$$\frac{V_o}{V_{\text{sig}}} = \frac{V_o}{V_i} \frac{V_i}{V_{\text{sig}}} = -100 \times \frac{Z_1}{Z_1 + R_{\text{sig}}}$$
$$= -100 \times \frac{9.9}{9.9 + 10} = -49.7 \text{ V/V}$$

Although not mehlighted, the Miner equivalent circuit derived above is valid only as long as the rest of the circuit remains unchange I, otherwise the ratio of I = to I, might change. It follows that the Miller equivalent carent cannot be used directly to determine the output resistance of an in place If its because in determining output resistances it is implicitly assumed that the source signal scale of zero and that a test signal source (voltage or current) is applied to the output terminals observe major change in the circuit, rendering the Miller equivalent circuit no longer valid.




Figure 9.18 Circuits for Example 9.7.

(b) For Z as a 1-pF capacitance—that is, $Z=1/s(-1/s+1+10)^{-1}$ applying Mille's theorem allows us to replace Z by Z and Z_2 , where

$$Z = \frac{Z}{1 - K} = \frac{1 \cdot C}{1 + 100} = 1 \cdot x(101c)$$

$$Z_{2} = \frac{Z}{1 - \frac{1}{K}} = \frac{1}{101xC} = \frac{1}{x(101C)}$$

It follows that Z_1 is a capacitance 1010 - 101 pF and that Z_2 is a capacitance 1.010 = 101 pF. The resulting equivalent circuit is shown in Fig. 9.18(e), from which the voltage gam can be found as folows.

$$\frac{1}{1} = \frac{1}{1_{e^{+}}} = \frac{100 - \frac{1}{1} \cdot \sqrt{1 - R_{ag}}}{1 + \sqrt{1 - R_{ag}}} = \frac{100}{1 + \sqrt{1 - R_{ag}}}$$

Example 9.7 continued

$$\frac{-100}{1 + x \times 101 \times 1 + 10^{-12} \times 10 \times 10^{2}}$$

$$\frac{-100}{1 + s \times 1.01 \times 10^{-6}}$$

This is the transfer function of a first order low-pass network with a de gain of 100 and a 3-dB frequency $f_{\rm 3dB}$ of

$$f_{\text{dB}} = \frac{1}{2\pi \times 1.01 \times 10^{-6}} = 157.6 \text{ kHz}$$

From Example 9.7, we observe that the Miller replacement of a feedback or brd_{g_0} resistance results for a negative K, in a smaller resistance, by a factor (1-K) at the rp lt the feedback element is a capacitance, its value is multiplied by (1, -K) to obtain the equivalent capacitance at the input side. The multiplication of a feedback capacitance (1-K) is referred to as **Miller multiplication** or **Miller effect**. We have encounted by Miller effect in the analysis of the CS and CE amplifiers in Section 9.3.

9.11 A direct-coupled amprifier has a dc gain of 1000 V/V and an upper 3 dB frequency of 100 kHz f nd the transfer function and the gain-bandwidth product in hertz.

Ans.
$$\frac{1000}{1 + \frac{s}{2\pi \times 10^5}}$$
; 10^8 Hz


- 9.12 The high-frequency response of an amplifier is characterized by two zeros at $x \to -\epsilon$ and two poles is ω_{ℓ} and $\omega = 1$ or $\omega_{\ell} = k\omega$ find the value of κ that results in the exact value of ω_{ℓ} , being $k \to \ell$. Repeat for $\omega_H = 0.99 \, \omega_{P_1}$.

 Ans. 2.78; 9.88
- 9.13 I or the amplifier described in 1 xercise 9.12 find the exact and approximate values (using $1 q^{-9.68 \times 6^4}$ ω_H (as a function of ω_{P1}) for the cases k=1,2, and 4.

 Ans. 0.64, 0.71; 0.84, 0.89; 0.95, 0.97
- 9.14 For the amplifier in Example 9.6, find the gain, bandwidth product in meganertz. Find the value of R that will result in $f_{H} \approx 180$ kHz. Find the new values of the midband gain and of the gain bandwidth product.

Ans. 1.39 MHz; 2.23 k Ω ; -7.2 V/V; 1.30 MHz

9.15 I se Miller's theorem to investigate the performance of the inverting op-amp circuit shown in Fig. 1918. Assume the op amp to be ideal except for having a finite differential gain. 4. Without using any knowledge of op amp circuit analysis, find $R_{\rm in}$, $V_{\rm in}$, $V_{\rm in}$, and $V_{\rm op}$, for each of the following values of $V_{\rm sig}$ = 1 V.



Ans

A	R .	V	V,	V. /V.,
[0 V/V	909 Ω	476 mV	18	4 70 V V
100 V/V	99 Ω	90 mV	()	. 411
000 V/V	9 99 Ω	9.9 mV	101	9911
0.000 V/V	1Ω	0 999 mV	9.39 \	1.49 / /

9.5 A Closer Look at the High-Frequency Response of the CS and CE Amplifiers

In Section 1. The chard red the Miller approximation to obtain an estimate of the hightrequency 3 dB fre juency 7 of the CS and CE amplifiers. We shall now use the powerful too's we studied in the last section to my sit this sargest. Specifically, we will first employ Miller's theorem to refine the Miller approximation, thus cotaining a better estimate of f_n Then we will use the method of open-circuit til in constants to obtain another estimate of t_n In order to assess how good these various estimates are, the exact transfer function will be derived and analyzed. Finally, we will consider the case of low source resistance R_{\perp} with the limitation on the high frequency response determined by the capacitance at the output node, a situation that is not uncommon in IC amplifiers.

9.5.1 The Equivalent Circuit

Figure 9.19 shows a generalized high frequency ecuivalent circuit for the common source I plifter Herr, I and R are the Theyenin equivalent of the signal generator together with whatever has circuit may be present if the amplifier input to g(R) in the circuit of $\Gamma(g)$ 2.) Resistance R -represents the total resistance between the output (drain) node and cround and includes R , r and R at one is present). Similarly, C represents the total opactiance between the drain node and ground and includes the MOSEF I's drain to-body off schance (), is the capacitance introduced by a current-source load, the input capacitance If a succeeding amplifier stage (if one is present), and in some cises, as we will see in later chapters, a deliberately introduced capacitance. In IC MOS a uphthers, C. can be substantial.

The equivalent circuit in Fig. 9-19 can also be used to represent the CF amplifier. Thus, As will not need to repeat the analysis, rather we will adapt the CS results to the CF case by The phyrician ingest of components (i.e., teplacing), by C_{α} and $C_{\alpha \beta}$ by $C_{\alpha \beta}$

Figure 919 Centraled to the across equivient in this case option

9.5.2 Analysis Using Miller's Theorem

Miller's theorem allows us to replace the bridging capacitors—by two capa for between the input node and ground and C_2 between the output node and ground, as shown in Fig. 9.20. The value of c_1 and c_2 can be determined using Eqs. (9.76a) and (9.76b),

where
$$K = \frac{1}{k}$$

Obviously A will depend on the value of C_1 , which in turn depends on the value of K. To simplify matters we shall adopt an iterative procedure. First, we will neglect C_2 and C_l in




Figure 9.20 The high frequency question for the CS is plit in the till apply to the error theorem to replace it by the application is by the parents () () () λ is λ is λ where λ λ λ λ

determining k, resulting in

$$I = -2...I - R^{*}$$
 (9.77)

That is, K is given by

The we will us this value of the crimine of and coas

$$C = C_{1}(1+2,K_{1}) \tag{9.78}$$

$$(-1 + \frac{1}{g_s R})$$
 (9.79)

Next, we use C_1 and C_2 to determine the overall transfer function I = I'. At the input side, we see that the input capacitance $C_{in} = C_{g_0} + C_1$ together with R form at SIC low pass circuit with a pole frequency f_{P_t} :

At the output sides we see that $C_I' = C_I + C_2$ together with R toric on STC ove-pass circuit with a pole frequency f_{Po} :

$$f_{\sigma_0} = \frac{1}{2\pi C_t' R_t'} \tag{9.81}$$

At this point we note that in Section 9.3 we neglected both (. n., (and this / Thus the estimate of f_H in Section 9.3 was based on the assumption that r_{ij} is given by Eq. (9.77), and thus the frequency limitation is caused entirely by the interaction of C_{ij} with R_{ijk} , that is by the input pole f_{ρ_1} :

$$f_H \simeq f_{P_0} \tag{9.82}$$

A somewhat better estimate of f_H can be obtained by considering both ', and t_i ', that is, by using the approximate transfer function?

This transfer function is approximate because we appared it is me an enative process within fact only one iteration!

An estimate of f_H can then be found using Eq. (9.68) as

$$t_{s} \rightarrow 1 = \frac{1}{\sqrt{t_{s}}} + \frac{1}{\sqrt{t_{s}}}$$

1.5

This estimate will diverge from that in Eq. (9.82) in situations for which f_{Po} is not much higher than f_t . This will be the case when R'_{sig} is not very high and C_L is relatively large

Francis C.C.

0

Consider an IC CS amplifier for which $g_m = 1.25 \, \text{mAV}$, $C_1 = 20 \, \text{fl}$, $C_{23} = 5 \, \text{fl}$, $C_3 = 25 \, \text{fl}$, $R'_{Sig} = 10 \, \text{k}\Omega$, and $R'_1 = 10 \, \text{k}\Omega$. Assume that C_1 includes C_3 . Determine T_1 using (a) the Miller approximation and (b) Miller's theorem

Solution

(a) The Miller approximation assumes $V = g_{ij}R_i^*V_j$ and thus neglects the effect of C and C in this case,

$$f_H = f_F = \frac{1}{2\pi (\sqrt{R_{\rm op}}R_{\rm op})}$$

where

$$C_n = C_c + C_c = C_c + C_c (1 + g_n R_c')$$

Thus.

$$C_{05} = 2() + 5(1 + 1.25 \times 10)$$

and f_{P_i} will be

$$I_{r} = \frac{1}{2\pi \times 87.5 \times 10^{-17} \times 10 \times 10^{5}}$$

Thus.

$$t_{H} = 181.9 \text{ MHz}$$

(b) Using Miller's theorem, we obtain the same t_j as above

$$I_r = 181.9 \, \text{MHz}$$

But new we can take Cound Count occount. Capacitate Cocan be determined as

$$C_{+} = C_{+} - 1 + \frac{1}{g_{+}R'} = 5 \cdot 1 + \frac{1}{12.5} \sim 5.4 \text{ ft}$$

The frequency of the output pole can now be determined as

$$I_{r} = \frac{1}{2\pi(C_{r} + C_{r})R^{2}}$$

$$I_{r} = \frac{1}{2\pi(2S + 5.4) + 10^{-1} \times 10 + 10}$$

$$= 523.5 \text{ MHz}$$

An estimate of 1, can now be found from Eq. (9.83)

$$t = \frac{1810}{1 + \frac{1810}{8338}} = 1718 \text{ MHz}$$

9.5.3 Analysis Using Open-Circuit Time Constants

It is ethical of open circuit time constants presented in Section 9.4.3 can be directly applied to the CS equivalent erecut of Fig. 9.19 as illustrated in Fig. 9.21 from which we see that he resistance seen by C = R = -R = and that seen by C_1 is R = The resistance R = seen by Cover be ound by analyzing the circuit in Fig. 9.21 bowith the result that

$$R_{vd} = R'_{uv} (1 + g_m R'_l) + R'_L \tag{9.84}$$

Thus the effective time constant b_1 or z_n can be found as

$$\tau_{tf} = C_{g_t} R_{g_s} + C_{g_d} R_{g_d} + C_L R_{C_L}$$

$$= C_{g_s} R_{vig}' + C_{g_d} [R_{vig}'] + [R_{g_d} R_{f}'] + [R_{f}'] + C_L R_{L}'$$
(9.85)

and the 3-dB frequency f_H is

$$f_H \simeq \frac{1}{2\pi\tau_H} \tag{9.86}$$

For cluations in which Collis substantial, this approach yields a better estimate of ty-than that binned using the Milier approximation (simply because in the latter case we completely neglected C_1).



Figure 9.21 Application of the penic rend former instarts nethod to the CN equilibration of the Fig. 9.19

It is interesting and useful, however, to note that applying the open circuit time consermethod to the Miller equivalent circuit shown in Fig. 9.20 results in a very close approximation to the value of τ_H in Eq. (9.85)

Example 9.9

Use the method of open-circuit time constants to obtain another estimate of t, for the CS amplifier of Example 9.8.

Solution

$$R_g = R'_{\text{sig}} = 10 \text{ k}\Omega$$

 $R_{gd} = R'_{\text{sig}}(1 + g_m R'_L) + R'_L$
 $= 10(1 + 1.25 \times 10) + 10 = 145 \text{ k}\Omega$
 $R'_L = 10 \text{ k}\Omega$

Thus.

$$\tau_H = C_{gi} R_{gg} + C_{gd} R_{gd} + C_t R_t^*$$

$$= 20 \times 10^{-15} \times 10 \times 10^3 + 5 \times 10^{-115} \times 10^{$$

and the 3-dB frequency f_H can be estimated a

$$T = \frac{1}{2\pi \tau}, \quad \frac{1}{2\pi \cdot 125 + 10}$$
 135.5 MHz

We note that this established is considerably lower than both estimates found in Example 9.8 Which one is closer to the exact value will be determined next

9.5.4 Exact Analysis

The approximate analysis presented above provides insight regarding the mechanism by which and the extent to which the various capacitances front the high requency gain of the CS amplifier. Nevertheless, given that the circuit of Fig. 9.19 is relatively simple, it is instructive to also perform an exact analysis. This is illustrated in Fig. 9.22. A tode equation at the drain provides

$$x = (1 - 1) = 2 \cdot 1 + \frac{1}{R'} + x = 1$$

sed can be man apolitic by the form

$$I = \frac{1 + 1 + s(C + C)/h}{C + c}$$

$$(9.87)$$

Alcopied and arthering viells

$$T_{\perp}^{\prime} = TR \longrightarrow T$$

and it were a substitute for I from a node equition at Co.

to at Lam

that other time serve that we re no makine approximations in the creat malvin mocess. The

If it is an indeed powerer that the bull frequency model itself excessins an approximation of

¹ top thom, he

Figure 9.22 Analysis of the CS high-frequency equivalent circuit

We can now substitute in this equation for V from Eq. $V \times V \times V$ obtain in equation and V'_{sig} that can be arranged to yield the amplifier gain as

(9 kx

The transfer function in Eq. (9.88) has a second order denominator, and thus the an ρ the two poles. Now since the numerator is of the tirst order at follows that one of the task massion zeros is at infinite frequency. This is read by verifiable by notice that approaches $\infty_*(V_o/V_{sig})$ approaches zero. The second zero is at

$$s = s_Z = \frac{g_m}{C_{of}} \tag{9.89}$$

That is, it is on the positive i, i', i s of the s p and and has a frequency $i\sigma$

$$\omega_{\rm Z} = g_m/C_{\rm gd} \tag{9.90}$$

Since g_{ij} is usually large and C_{ij} is usually small f_{ij} is normally a very high frequency thus has negligible effect on the value of f_{ij} .

It is useful at this point to show a simple method for finding the value of all states. It is a figure 9.23 shows the circuit at visits. By definition of the circuit at visits. By definition of the circuit at visits.

$$s_Z C_{vd} V_{v_1} = g_m V_{v_2}$$

Now, since I is not zero (why not be we can decide both sides by I to obtain

$$\frac{g_m}{(-1)^m}$$

Because the transmission zero s on the real axis, there is no physical frequency m at which the transmission is actually zero (except $\omega = \infty$).




Fig. 1, 5 He (S non d) I compute the common as to determine tremarode equation at D

the constants method. Section 149 Next denoting the frequencies of the two poles (ii), and ω_p , we can express the denominator polynomial D(s) as

$$= 1 + s \left(\frac{1}{\omega_{P1}} + \frac{1}{\omega_{P2}} \right) + \frac{s^2}{\omega_{P1} \omega_{P2}}$$

$$= (9.92)$$

Now 1 $\omega = \omega$ that satherpole is 0 is dominant, we can approximate D so as

$$D(s) = 1 + \frac{s}{\omega_{P1}} + \frac{s^2}{\omega_{P1}\omega_{P2}}$$
 (9.93)

Equality the coefficient of the oterm in denominator polynomial of Eq. () 88) to that of the sterm in Eq. (9.93) gives

$$\omega_{P_1} \simeq \frac{1}{[C + C_{gd}(1 + g_{\eta}R_L^{\bullet})]R'_{sig} + (C_L + C_{gd})R'_{sig}}$$
(9.94)

short fic approximation is that involved in Eq. (9.93). Note that the expression in Eq. (9.94) is tential to the consist of obstained using open arount time constants. Equating the coeffimiss for in Eqs. (9.88), indicable and using Eq. (9.84) gives the frequency of the second pole

$$\omega_{P2} = \frac{[C_{g1} + C_{gd}(1 + g_m R_t^2)] R'_{sig} + (C_t + C_{gd}) R'_L}{[(C_L + C_{gd})C_{g2} + C_L C_{gd}] R'_L R'_{sig}}$$
(9.95)

Example 9.10

For the CS impaffer considered in Examples 9.8 and 9.9, use the exact transfer function in Eq. O(88) to determine the frequencies of the two poles and the zero and hence the 3 dB frequency I_0 Con pare to the approximate values for the obtained in Examples 9.8 and 4.9

Example 9.10 continued

Solution

The frequency of the zero is determined using Eq. (9.90),

$$f_Z = \frac{g_m}{2\pi G_z} = \frac{1.25 \times 10^{-3}}{2\pi \times 5 \times 10^{-3}} = 40 \,\text{GHz}$$

The frequencies of the two poles ω_0 and ω_0 are found as the roots of the equation obtained by equating the denominator polynomial of Eq. (9.88) to zero:

$$1 + 1.175 \times 10^{-9} s + 7.25 \times 10^{-20} s^2 = 0$$

The result is

$$f_{p_1} = 143.4 \, \text{MHz}$$

and

$$f_{p_2} = 2.44 \, \text{GHz}$$

Since f_Z , $f_{P2} \gg f_{P1}$, a good estimate for f_H is

$$f_{H} \simeq f_{P1} = 143.4 \, \text{MHz}$$

Finally, we note that the estimate of the obtained using Eq. (9.94) is 135.5 MHz, which is about 5.5 lower than the exact value. Thus, the method of open circ iff time constants underestimates the about 5.5%. The estimate from the Mr ler approximation is 181.9 MHz, which is about 2.25 higher than the exact value, and that using the refined application of Miller theorem is 171.8 MHz, which is about 20% higher than the exact value. We conclude that the estimate obtained using open-circ. I time constants is remarkably good?

- For the CS implifter in Example 9.10 as rar the value of f determined by the exact masses 1.03 the zam bandwidth product. Recall that $g = 1.25 \text{ m/V} \text{ and } R = 10 \text{ k} \Omega$. Also convince voltage that this is the frequency at which the cans magnitude reduces to unity, that is f.

 Ans. GBW = 1.79 GHz; since this is lower than f_{PQ} , then $f_f = 1.79 \text{ GHz}$
- 19 17 As a way to trade gain for bandwidth, the descener of the CS amplifier in Example 2. Feometry load resistor at the output that results in halving the value of R. Find the new values of E_0 (using $f_H \approx f_{P1}$ of Eq. 9.94), and f_T .

 Ans. 6.25 V/V; 223 MHz; 1.4 GHz
- 9.18 As another way to trade do gain for bandwidth, the designer of the CS amplifier in Example 9.11 decides to operate the amplifying transistor at double the value of (1) by increasing the bias current fourfilld. Find the new values of (2) R = 1, 1, 1, and 1. Assume that R is the parallel equivalent of r of the amplifying transistor and that of the current source load. I se the approximate formula for f_{P1} given in Eq. (9.94). Ans. 2.5 mA/V; 2.5 kΩ; 6.25 V/V; 250 MHz; 250 MHz; 1.56 GHz.

9 5 5 Adapting the Formulas for the Case of the CE Amplifier

Adapting the formulas presented above to the case of the CE amplifier is straightforward First, note from Fig. 9.24 how V'_{rig} and R'_{rig} relate to V_{rig} , R_{rig} , and the other equivalent circuit parameters:

$$\frac{1}{R} + \frac{1}{R} = \frac{1}{R}$$
 (9.56)

$$R'_{\text{sig}} = r_{\pi} \| (R_{\text{sig}} + r_{\text{x}})$$
 (9.97)

Thus the de gain is now given by

$$A_{M} = -\frac{r_{-}}{R_{-} + r_{-} + r_{-}} (g_{r} R_{-})$$
 (9.98)

Using the Miller approximation, we obtain

$$C_{m} = C_{R} + C_{\mu}(1 + g_{m}R_{I}^{\prime}) \tag{99}$$

Correspondingly, the 3-dB frequency fit can be estimated from

$$f_H \approx \frac{1}{2\pi C_m R_{sm}^{\prime}} \tag{9.100}$$




Figure 9-24 (a) From frequency econyment memoral theory more material policy (b) Eq. vicint of 61 of a fed after Theoretic theoretic has been employed to simplify the resistive of an if the input

Alternatively, using the method of open circuit time constants yields

$$\tau_{H} = C_{\pi}R_{\pi} + C_{\mu}R_{\mu} + C_{\ell}R_{C_{\ell}}$$

$$= C_{\pi}R'_{\text{sig}} + C_{\mu}[(1 + g_{m}R'_{\ell})R'_{\text{sig}} + R'_{\ell}] + C_{\ell}R'_{\ell}$$
(9.101)

from which f_H can be estimated as

$$f_H \simeq \frac{1}{2\pi\tau_H} \tag{9.102}$$

The exact analysis yields the following zero frequency:

$$f_Z = \frac{1}{2\pi} \frac{g_m}{C_\mu}$$
 (9.103)

and, assuming that a dominant pole exists,

$$f_{P1} = \frac{1}{2\pi [C_{-} + C_{-}(1 + g_{-}R')]R'_{-} + (C_{-} + C_{-})R'}$$

$$f_{P2} \simeq \frac{1}{2\pi} \frac{[C_{\pi} + C_{\mu}(1 + g_{m}R'_{L})]R'_{\text{sig}} + (C_{t} + C_{\mu})R'_{L}}{[C_{\pi}(C_{t} + C_{\mu}) + C_{L}C_{\mu}]R'_{\text{sig}}R'_{L}}$$
(9.105)

For f_2 , $f_{P2} \gg f_{P1}$,

 $f_H \simeq f_{P1}$


9.19 Consider a bipolar active loaded CE amplifier having the load current source implemented with a pnp transactor. Let the circuit be operating at a 1-m λ bias current. The trans stors are specified as Tollows. B(npn) = 200. The amplifier is fed with a signal source having a resistance of 30 kΩ. Determine (a) T₀, (b) C₀, and T₀ using the Miller approximation. (c) T₀ using open calconditude constants. (d) T₀ to and hence T₀ (use the approximate expressions in Eqs. 9 to 8 and 9 104), and (e) the gain bandwidth product.

Ans (a) 178 V V - 6,448 pt 82.6 kHz (c) 75 1 kHz (d) 21.2 CHz, 75 1 kHz, 25.2 MHz 75. kHz (c) 3.1 MHz

9.5 6 The Situation When R_{ijq} Is Low

There are applications in which the CS amplifier is fed with a low-resistance signal source. Obviously, in such a case, the high frequency gain will no longer be limited by the interaction of the source resistance and the input capacitance. Rather, the high frequency limitation happens at the amplifier output, as we shall now show.

Figure 9.25(a) shows the high frequency equivalent circuit of the common source amplific in the limiting case when R , is zero. The voltage transfer function J = J, J = J = G - S



Gain (dB) ▲




Figure 9.25 (a) High-frequency equivalent circuit of a CS amplifier led with a vigital source having a very low (effectively zero) resistance (b) The circuit with $V_{\rm sp}$ induced to zero (c) Bude place for the gain of the circuit in (a).

First by setting R = 0 in Eq. (9.88). The result is

$$\frac{1}{1} = \frac{(-g^{2}R^{2})(1-s)(\zeta_{s}-g_{s})}{1+s(\zeta_{s}+\zeta_{s})R}$$
(9.106)

This while the dogain and the frequency of the zero do not change, the high frequency Espitse is now determined by a pole formed by $C + C_{ij}$ ogether with R . Thus the 3 dB frequency is now given by

$$f_H = \frac{1}{2\pi (C_L + C_{gd})R_L'}$$
 (9.107)

To see how this pole is formed refer to Fig. 9.28(b), which shows the equivalent circuit to the input signal source reduced to zero. Observe that the circuit reduces to a cipacitance $(C_L + C_{gd})$ in parallel with a resistance R_I^*

As we have seen above the transfer function zero is usually at a very high frequency and thus does not play a significant role in shaping the high frequency response. The gair the CS amplifier will therefore full off at a rate of 6 dB octave (20 dB decade) reach, unity (0 dB at a frequency f which is equal to the gain bandwidth product.

$$f_t = |A_M| f_H$$

$$= g_m R_t' \frac{1}{2\pi (C_L + C_{gd}) R_t'}$$

Thus.

$$f_t = \frac{g_m}{2\pi(C_L + C_{gd})}$$
 (9.108)

Figure 9.25(c) shows a sketch of the high frequency gain of the CS amplifier

Example 9.11

Consider the CS amplifier specified in Example 9.8 when fed with a signal source having a negligible resistance (i.e., $R_{\rm sig}=0$). Find $A_{\rm tr}$, $I_{\rm sdB}$, $I_{\rm tr}$, and $I_{\rm tr}$. It the amplifying transistor is to be operated at twice the original overdrive voltage while B and I remain unchanged, by what factor mist the bias current be changed? What are the new values of $A_{\rm tr}$, $I_{\rm dis}=f$, and $I_{\rm tr}$? Assume that R' is the parallel equivalent of F of the amplifying transistor and that of the current-source load

Solution

In Example 9.8 we found that

$$A_M = -g_m R_I' = -12.5 \text{ V/V}$$

The 3-dB frequency can be found using Eq. (9.107),

$$f_H = \frac{1}{2\pi (C_L + C_{gd})R_L'}$$

$$= \frac{1}{2\pi (25 + 5) \times 10^{-15} \times 10 \times 10^3}$$
= 530.5 MHz

and the unity-gain frequency, which is equal to the gain bandwidth product, can be determined as

$$f_t = |A_M| f_H = 12.5 \times 530.5 = 6.63 \text{ GHz}$$

The frequency of the zero is

$$f_Z = \frac{1}{2\pi} \frac{g_m}{C_{Rd}}$$

$$= \frac{1}{2\pi} \frac{1.25 \times 10^{-3}}{5 \times 10^{-15}} = 40 \text{ GHz}$$

New, to double T_i , T_i must be quadrupled. The new values of g_{ij} and R_{Ij} can be found as follows

$$R_{s} = \frac{I_{s}}{1 + i0} = 2.5 \text{ mA/V}$$

$$R_{s} = \frac{1}{4 + i0} = 2.5 \text{ k}\Omega$$

Thus the rew value of 4, becomes

That of fi, becomes

$$I_{i} = \frac{1}{2\pi(C_{I} + C_{gd})R'_{I}}$$

$$= \frac{1}{2\pi(25 + 5) \times 10^{-15} \times 2.5 \times 10^{3}}$$

$$= 2.12 \text{ GHz}$$

and the unity-gain frequency (i.e., the gain-bandwidth product) becomes

$$f_i = 6.25 \times 2.12 = 13.3 \text{ GHz}$$

We note that doubling 1%, results in reducing the degain by a lactor of 2 and increasing the bandwidth by a factor of 4. Thus, the gain-bandwidth product is doubled a good bargain.

- 9.20 For the CS amplifier considered in Example 9.11 operating at the original values of 4 and 7 find the value to which C_t should be increased to place f_t at 2 GHz Ans. 94 4 ft
- Show that the CS amplifier when fed with $R_{sig} = 0$ has a transfer-function zero whose frequency is related to f, by 1 + =

9.6 High Frequency Response of the Common Gate and Cascode Amplifiers

Although common source and common counter amplifiers provide substantial time. band frequencies, their earn files off in the high frequency band it i related to quency this is prepared duct the arresting it expand the committee whose courses and a nereased by the Miller component. It, latter is any the case of the Miller many, a effect to lows that the key to obtaining wid band operation that is high to a topcuit configurations that do not saffer from the Make effect. One such configuration to common-gate circuit.

9 n 1 H ga Frequence, Roscionse of the (G Ar piter

Figure 9 to a shows the Country I for a sto the MOSEET internal capital days of an indicated by generally a cipacitatics (as in lated if the apparatude to represent embiration of he output of icitatics. It is cut not souther had in I the injut equation Staycold to Junp, for state Capacitatics Collaboration of the Most Elegant Note the Component of a parado with the first of the following is a will lump the two capacitances together.

It is mp than to go to at the also they take of the three spacetimes of the of 12 927 a has a transfer to the Incited from a first approximation of the same time constitutions. Miller multiplication effect their claim tre CS state. It to low that the CG is rebe described to have a nach with bands, the than that of the CS and the when the resistance of the signal generator is large.

At resist of the circulated and 2004 is greatly simple field to care be neglected. a case the reput side is use aled to be the englithed and the best frequency equipment in a taxes the term shows in high 2020 his the introduction of series that there are two posat the input side with a frequency fer.

$$f_{P1} = \frac{1}{2\pi C_{g_2} \left(R_{sig} \left\| \frac{1}{R_m} \right) \right)}$$
 (9.109)

and the other at the output side with a frequency fr.2.

$$f_{P2} = \frac{1}{2\pi(C_{ed} + C_L)R_I}$$
(9.110)

The relative locations of the two policy will depend on the specific attraction. However, the usualis lower than find a find be difficult to important point to note is that I and I are usun y much higher than the frequency of the dominant apolipole in the second stage.

In Reamphrees in his to be then into a count. In the excises, the method of apenier time on table can be employed to obtain an estimate for the sidB frequency & Figure 1. shows the circuits for determining the relatinces R and R seen by C and Crespectively. By inspection we obtain

$$R_{gg} = R_{sig} || R_{ig}$$
 (9.111)

and

$$R_{yd} = R_t \parallel R_o \tag{9.112}$$




Figure 9.26 (a) The common-gate amp iffer with the transistor at a lapsa times shown. A find capacitance C, is also included. (b) I quivalent circuit for the case in short in the case of the case in short in the case of th




Figure 9.27 () it is to that R = dR

which can be used to obtain f_H .

$$f_H = \frac{1}{2\pi[C_o, R_{os} + (C_{sd} + C_t)R_{od}]}$$

I mally note that the input resistance R and output resistance R of the CG imp. For your derived in Section 7.3 and are summarized in Fig. 7.13, from which we obtain

$$R = \frac{r + R}{1 + z}$$

$$(9.114)$$

and

$$R \to e^- R \to ez_+ \cdot R_-$$
 (91)

Example 9.12

Consider a common-gate amplifier with $e=1.25\,\mathrm{m\,A\,V}\to -20\,\mathrm{k}\Omega$ ($=5.01\,\mathrm{G}$) of $=15\,\mathrm{Hz}$, $R_0=10\,\mathrm{k}\Omega$, and $R=20\,\mathrm{k}\Omega$. Assume that $=6\,\mathrm{melates}$ ($=0\,\mathrm{cmm}$) Determine the ripat resistance, the midband gain, and the upper 3-dB frequency f_H .

Solution

Figure 9.28 shows the CG ampaffer carcuit at midband frequencies. We note that

$$v_{\text{sig}} = \iota(R_{\text{sig}} + R_{\text{en}})$$

Thus, the overall voltage gain is given by

$$G = \frac{P}{R \to R}$$




Figure 9.28 The CG amplifier circuit at midband

The value of R_{in} is found from Eq. (9.114) as

$$R_{ii} = \frac{r_i + R_i}{1 + \epsilon_{mi}}$$

$$= \frac{20 + 20}{1 + 1.25 + 20} = 1.54 \text{ k}\Omega$$

This Go can now be determined as

$$C = \frac{20}{10 + 1.54} - 1.73 \text{ V/V}$$

On erve that as expected G is very low. This is due to the low input resistance of the CG in platform to obtain an estimate of the R dB frequency f_n , we first determine R and R using Eqs. (9.111) and (9.142).

$$R_{gs} = R_{sig} || R_{in} = [0] || 54 - 133 \text{ k}\Omega$$

 $R_{gd} = R_f || R_s$

where $R_{\rm o}$ is given by Eq. (9.115),

$$R = r_0 + R_{xy} + (\chi, r_0)P$$

$$2(1 + 10 + 25 + 10) = 280 \text{ k}\Omega$$

Thas

$$R_{\perp} = 20 \int_{1} 280 - 8.73 \,\Omega$$

Now we can compute the sum of the open circuit time constants, τ_{tr} .

$$\tau_{H} = C_{g,s}R_{g,s} + (C_{g,d} + C_{L})R_{g,d}$$

$$\tau_{H} = 20 \times 10^{-15} \times 1.33 \times 10^{3} + (5 + 5 \times 10^{-5} + 18^{-7} + 10^{5})$$

$$= 26.6 \times 10^{-12} + 374 \times 10^{-12}$$

$$= 400.6 \text{ ps}$$

and the upper 3-dB frequency f_H can be obtained as

$$t_{H} = \frac{1}{2\pi\tau_{H}} = \frac{1}{2\pi} \times 4006 \times 10^{-3} = 307.3 \text{ MHz}$$

Observe that f_H is indeed much higher (more than twice) the corresponding value for the CS amplifier found in Example 9.9. Another important observation can be made by examining the two components of τ_H : The contribution of the input circuit is 26.6 ps, while that of the output circuit is 374 ps; thus the limitation on the high frequency respects as posed by the output circuit

9.22 In order to raise the midband gain of the CGramplifier in Example > 2, the circuit designer de de to use the iscode current source for the load device, thus raising R, by a factor of x^{2} . is R becomes 800×32 . Find R the modband gain and t. Comment on the results Ans 20 kg 16 TV V 42 "MHz While the midband gain has been necessed substantity the factor of 9.7. the bandwidth to has been substantially lowered (by a factor of about 9.5). In is a high-frequency advantage of the CG amplifier is completely lost!

> We conclude this section by noting that a properly designed CG circuit can have a vibandwidth. However, the input resistance will be low and the overall in dhand gain on a very low It follows that the CO circuit aione will not do the job! However, cimbring, CG with the CS amplifier in the cascode configuration can test, 1 in a circuit having the input resistance and gain of the CS amplifier together with the wide bandwidth of the Co amplifier, as we shall now see.

9 6.2 High-Frequency Response of the MOS Cascode Amplifier

In Section 7.3 we studied the cascode amplifier and analyzed its performance at 1 db. frequencies. There we learned that by combining the CS and CG configurations, the case is amprifier exhibits a very high input resistance and a voltage gain that can be as high as where I is the intrinsic gain of the MOSEET For our purposes here we show a that the versatility of the case de circuit allows us to trade off some of this high mather gain in return for a wider bandwidth.

Figure 9.29 shows the cascode amplifier with all transistor internal capacitances no cated. Also included is a capacitance () at the output node to represent the combination t Conthe output capacitance of a current-source load, and the input capacitance of a succeed of




Figure 9.29 The cascode circuit with the various transistor capacitances indicated

amplifier stage (if any). Note that Cable and Comparable and we shall combine them in the following analysis. Similarly, C_{ε} and C_{ε} appear in parallel and will be com-

Lie clinicst and in fact, quite in sigh tid approach to determining the 3 dB frequency f is to employ the open-circuit time-constants method

- I. Capacitance C_{gs1} sees a resistance R_{sig} .
- 2. Capacitance C_{gd1} sees a resistance R_{gd1} , which can be obtained by adapting the formula in Eq. (9.84) to

$$R_{gJ1} = (1 + g_{m1}R_{d1})R_{sig} + R_{d1}$$
 (9.116)

where R_{J1} , the total resistance at D_1 , is given by

$$R_{d1} = r_{o1} \| R_{in2} = r_{o1} \| \frac{r_{o} + R}{r_{o1}}$$
 (9.117)

- 3 Capacitance $(C_{db1} + C_{ga2})$ sees a resistance R_{d1} .
- 4. Capacitance $(C_1 + C_{ed2})$ sees a resistance $(R_L || R_1)$ where R_1 is given by

$$R = r_1 + r_{o1} + (g_{m2}r_{o2})r_{o1}$$

With the resistances determined, the effective time constant To car be computed as

$$\tau_{H} = C_{g_{3}} R_{sg} + C_{g_{d}} [(1 + g_{m1} R_{d}) R_{sg} + R_{r}] + (C_{dh1} + C_{g_{d}}) R_{d1} + (C_{L} + C_{g_{d}}) (R \parallel R)$$
(9.118)

and the 3-dB frequency f_{ij} as

To gain insight regarding what limits the high-frequency cain of the MOS cascode amplifier, we rewrite Eq. (9.118) in the form

In the case of a large R_{sig} , the first term can dominate especially if the Miller multiplier $(1+g_{m1}R_{d1})$ is large. This in turn happens when the load resistance R is large (in the order of $A_0 r_o$), causing R_{w2} to be large and requiring he ti st stage Q , to provide a large proportion of the gain (see Section 7.3.3). It follows that when $R_{\rm eff}$ is large, to extend the bandwidth we have to lower R_i to the order of P_0 . This is turn lowers R_i and hence R_i and renders the Miller effect in Q_1 insignificant. Note the wever, that the degain of the case code will then be A_0 . Thus, while the dc gain will be the same is or a little higher than that achieved in a CS amplifier, the bandwidth will be greater

In the case when R_{ng} is small, the Miller effect in Q will not be at concern. A large value of R_L (on the order of $A_0 r_o$) can then be used to calize the large degian possible with a cascode amplifier that is, a de gain on he order of 1. Equation (9.119) indicates that in this case the third term will usually be deminent. To paisue this point a little further, consider the case $R_{\text{sig}} = 0$, and assume that the rinddle terrors much smaller than the third term Ifficous that


$$\tau_{tr} = (\epsilon \rightarrow \epsilon_{tr})(R_{tr})R$$

and the 3-dB frequency becomes

$$f_{II} = \frac{1}{2\pi (C_L + C_{gd2})(R_L \parallel R_o)}$$
 (9.120)

which is of the same form as the formula for the CS amplifier with R=0 (Eq. 9). Here, however $(R\cap R)$ is larger that R' by a factor of about A. Thus the f of the code will be lower than that of the CS amplifier by the same factor A. Figure $9(3)_{S\in C}$ sketch of the frequency response of the caseode and of the corresponding common amplifier. We observe that in this case, caseoding increases the degrain by a factor A keeping the unity-gain frequency unchanged at

$$f = \frac{1}{2\pi} \frac{g_m}{C + C}$$
 (9.121)






Figure 9.30 Effect of casending on gain and handwidth in the case R = 1. Unseeding on network again by the factor 1 while keeping the unity gain frequency constant. Note that to achieve the right 1 had relistance must be not used by the factor 1.

Example 9 11

This example illustrates the advantages of casceding by comparing the performance of a cascode amplifier with that of a common-source amplifier in two cases:

- (a) The resistance of the signal source is significant, $R_{\text{sig}} = 10 \text{ k}\Omega$.
- (b) R_{sig} is negligibly small

Assum th MOSEE Is have $v=1.28\,\mathrm{m}\,\mathrm{M}\,\mathrm{V}$ 20 k Ω C, 20 ft C, 5 ft, $C_{av}=5\,\mathrm{ft}$, and r reschading C α = 10.41 For case (a) let $R = \alpha$ = 20 k Ω for both amplifiers. For case (b), let $K = r = 20 \text{ k}\Omega$ for the CS amplifier and $P_{ij} = R_{ij}$ for the cascode amplifier. For all cases, determine 1, f_{ij} , and f_{ij}

Solution

(a) For the CS amplifier

$$1_0 = g_m r_c = 1.25 \times 20 = 25 \text{ V/V}$$

$$4_1 = -g_m (R_L || r_o) = -g_m (r_o || r_o)$$

$$\frac{1}{2} A_0 = -12.5 \text{ V/V}$$

$$T_H = C_g R_{sig} + C_g I (1 + g_m R_L') R_{sig} + R_L' + (C_L + C_{db}) R_L'$$

where

$$R_I' = r_0 || R_I = r_0 || r_0 = 10 \text{ k}\Omega$$

 $t_H = 20 \times 10 + 5[(1 + 12.5)10 + 10] + (10 + 5)10$
 $= 200 + 725 + 150 = 1075 \text{ ps}$

Thus.

$$f_H = \frac{1}{2\pi \times 1075 \times 10^{-12}} = 148 \text{ MHz}$$

 $f_L = \frac{1}{12} \int_{H} f_H = 12.5 \times 148 = 1.85 \text{ GHz}$

For the caseode amplifier

$$R_{\alpha} = 2r_{o} + (g_{m}r_{o})r_{o} = (2 \times 20) + (25 \times 20) = 540 \text{ k}\Omega$$

$$I_{o} = -g_{m}(R_{o} \parallel R_{t})$$

$$= -1.25(540 \parallel 20) = 24.1 \text{ V/V}$$

$$R_{-} = \frac{r_{o} + R_{t}}{g_{m}r_{o}} = \frac{r_{o} + r_{o}}{g_{m}r_{o}} = \frac{2}{g_{m}} = \frac{2}{1.25} + 6 \text{ k}\Omega$$

$$R_{d1} = r_{o} \parallel R_{m2} = 20 \parallel 1.6 = 1.48 \text{ k}\Omega$$

$$T_{H} = R_{mg}[C_{gs1} + C_{gd1}(1 + g_{m1}R_{d1})] + R_{d1}(C_{gd1} + C_{db1} + C_{gs2}) + (R_{t} \parallel R_{o})(C_{L} + C_{db2} + C_{gd2})$$

Example 9.13 continued

$$= 10[20 + 5(1 + 1.25 \times 1.48)]$$

$$+ 1.48(5 + 5 + 20)$$

$$+ (20 || 540)(10 + 5 + 5)$$

$$= 342.5 + 44.4 + 385.7$$

$$= 772.6 \text{ ps}$$

$$f_H = \frac{1}{2\pi \times 772.6 \times 10^{-12}} = 206 \text{ MHz}$$

$$f_t = 24.1 \times 206 = 4.96 \text{ GHz}$$

Thus cascoding has increased f_i by a factor of 2.7.

(b) For the CS amplifier:

A. = -12.5 V/V

$$\tau_{H} = (C_{gd} + C_{L} + C_{db})R'_{L}$$

$$= (5 + 10 + 5)10 = 200 \text{ ps}$$

$$f_{H} = \frac{1}{2\pi \times 200 \times 10^{-12}} = 796 \text{ MHz}$$

$$f_{L} = 12.5 \times 796 = 9.95 \text{ GHz}$$

For the cascode amplifier:

$$R_{L} = R_{o} = 540 \text{ k}\Omega$$

$$A_{v} = -g_{m}(R_{o} \parallel R_{L})$$

$$= -1.25(540 \parallel 540) = -337.5 \text{ V/V}$$

$$R_{m2} = \frac{r_{o} + R_{L}}{g_{m}r_{o}} = \frac{20 + 540}{1.25 \times 20} = 22.4 \text{ k}\Omega$$

$$R_{d1} = r_{o1} \parallel R_{m2} = 20 \parallel 22.4 = 10.6 \text{ k}\Omega$$

$$\tau_{H} = R_{d1}(C_{gd1} + C_{db1} + C_{gs2}) + (R_{L} \parallel R_{o})(C_{L} + C_{gd2} + C_{db2})$$

$$= 10.6(5 + 5 + 20) + (540 \parallel 540)(10 + 5 + 5)$$

$$= 318 + 5400 = 5718 \text{ ps}$$

$$f_{H} = \frac{1}{2\pi \times 5718 \times 10^{-12}} = 27.8 \text{ MHz}$$

$$f_{I} = 337.5 \times 27.8 = 9.39 \text{ GHz}$$

Thus cascoding increases the de gain from 12.5 V/V to 337.5 V/V. The unity-gain frequency (which in this case, is equal to the gain-bandwidth product), however, remains nearly constant.

- 9.23. In this exercise we wish to contrast the gain of a CS amplifier and a cascode amplifier. Assume that both are fed with a sarge source tes stance R_{\perp} that effect vely determines the high-frequency resporse. Thus, neglect components of that do not meade R.—Also assume that all transistors are operated it the same conditions and thus corresponding small signal parameters are equal. Also both amplifiers have equal $R_i = r_a$, and $g_a r_a = 40$
 - ter I and the callo of the low frequency gain of the coscode amplifier to that of the CS amparter (b) For the case of C = 0.25C find the ratio of f of the case ode to that of the CS amplifier
 - (c) Use (a) and (b) to find the ratio of f, of the cascode to that of the CS

Ans. 2: 3.6: 7.2

9.6.3 High-Frequency Response of the Bipolar **Cascode Amplifier**

The analysis me hod studied in the previous section can be directly applied to the B. I cas code amplitual. Figure 9.31 presents the circuits, and the formulas for determining the high frequency response of the bipolar cascode




figure 9.31 Determining the frequency response of the BH case ide amplifier. Note that in addition to the BTT apricitances cound the capacitance between the collector and the substrate Color each transistor are ncluded

9.24 The objective of this exercise is to examine the effect of coscording on the performance of this (Figure 1) for of Exercise 9.19. The specifications are as follows I=1 mA, J=200, J=100 k.2. $C_R=16$ pF, $C_{\mu}=0.3$ pF, $r_{\nu}=200$ Ω , $C_{col}=C_{col}=0$, $C_L=5$ pF, $R_{sig}=36$ k Ω , $R_{l}=50$ k Ω , Find R, A=R=R=1 and F. Compare I_{10} for and F with Incorresponding values to tained in Exercise 3.19 for the CF amplifier. What should the treduced to in the to have $I_H=1$ MHz?

Ans $5.5 \times 2.52 \times V$, $13.0 \times \Omega$, $25.0 \times V$, $13.0 \times \Omega$, $25.0 \times V$, 45.9×12 , 111.6×111 , 111.6×1 , his necessed from $1.75 \times V$ to $23.5 \times V$. A has increased from $1.5 \times V$ to $111.6 \times V$. A has increased from $1.5 \times V$ to $111.6 \times V$. A has increased from $1.5 \times V$.

9.7 High-Frequency Response of the Source and Emitter Followers

In this section we study the high frequency response of two important excuit but a books the source follower and the emitter follower. Both have so tage cain that sless that close to unity. Their advantage lies in their high input resistance and low cutration tance. They find application as the output stage of a multistage amplifier. As we will shortly, both exhibit wide bandwidth.

9.7.1 The Source Follower

0

A major advantage of the source to lower is its excellent high frequency response. This about because, as we shall now see, note of the internal capacitances suffers from the Mettect. Figure 9.32(a) shows the high frequency equivalent circuit of a source followered a signal A_{ij} from a source having a resistance R_{ij} . In addition to the MOSIET capacitance A_{ij} and A_{ij} are abacitance A_{ij} is included between the output node and ground to account the source to body capacitance A_{ij} as we has any actual to idea pacitance.

To obtain the low frequency gain 4, and the output resistance R we set all capacitate to zero. The results are

$$A_M = \frac{(R_I || r_i)}{(R_i || r_i) + (1 - R_i)}$$
 (9.122)

$$R_o = \frac{1}{\mathcal{E}_m} \| r_o \tag{9.123}$$

Combining R and r into a single resistance R', we can redraw the circuit in the imposition shown in Fig. 9.32(b). Although one can derive the transfer function of this count of resulting expression will be too complicated to yield insight regarding the relethat each of three capacitances plays. Rather, we shall first determine the location of the transmission Z^{2} and then use the method of open circuit time constants to estimate the 3-dB frequency.

Although there are three capacitances in the circuit of Fig. 9.52(b), the transfer tend of the second order. This is because the three capacitances form a continuous loop. Fold of mine the location of the two transmission zeros, refer to the circuit it. Fig. 9.32(b), at I that A is zero at the frequency at which A has a zero impedance and thus acts as a short circuit across the cutput, which is B or S or A so, A so, A so the value of S that G is




Figure 9.32 Analism of the high prequency response of the source to lower (a) equivalent circuit, (b) simplified equivalent circuit; (c) determining the resistance R_p seem by C

the current into the impedance $R'_t || C_t$ to be zero. Since this current is $(g_t + sC_t) || t$, the transmission zero will be at $s = s_Z$, where

$$s_Z = -\frac{g_m}{C_{gs}} \tag{9.124}$$

That is, the zero will be on the negative real axis of the viplane with a frequency

$$a = \frac{g_s}{C_s}$$
 (9.125)

Recalling that the MOSFET's $\omega_T = g_m/(C + (\cdot \cdot))$ and that $(\cdot, \cdot \cdot)$ we see that ω_T will be very close to ω_T .

Since the zero is at such a high frequency, we can employ the method of open circuit time constants to obtain an estimate of t. Specifically, we will find the resistance seen by each of three capacitances C_{δ} , C_{δ} , and C_{δ} and then compute the time constant associated with each. With T_{δ} set to zero and C_{δ} and C_{δ} assumed to be open circuited, we find by asspection that the resistance R_{δ} seen by C_{δ} is given by

$$R = R_{+} \tag{9.127}$$

Next, we consider the effect of C_1 . The resistance R_2 seen by C_2 can be determined by straightforward analysis of the circuit in Fig. 9-32(c) to obtain

$$R_{gs} = \frac{R_{sig} + R_L'}{1 + g_m R_I'}$$
 (9.128)

We note that the factor (1+g,R) in the denon mater will result in reducing the effective resistance with which C_{gs} interacts.

Finally, it is easy to see from the circuit in Fig. 9.32(b) that C interacts with R that is,

$$R_{C_L} = R_L \parallel r_o \parallel \frac{1}{g_m}$$

which is usually low because of 1 g. Thus the effect of C will be small. Adding a more time constants, we obtain τ_H and hence f_H ,

$$f_H = \frac{1}{2\pi t_H} = 1/2\pi (C_{gd}R_{sig} + C_{gs}R_{gs} + C_L R_{C_L})$$
 (9.129)

9 25 Consider a source follower specified as follows: $g_n = 1.25 \text{ m/s} \text{ V}$, $r = 20 \text{ k}\Omega$, $R_1 = 1.20 \text{ k}\Omega$, $C_2 = 20 \text{ H}$, $C_3 = 5 \text{ fF}$, and $C_4 = 15 \text{ fF}$ Find A_1 , A_2 , and A_3 find A_4 and hence the time constant associated with each of the three capacitances $C_4 = 100 \text{ m/s}$, and the percentage contribution to it from each of three capacitances A_4 and A_4 , A_4 ,

9.7.2 The Emitter Follower

Figure 9.33ca shows at emitter follower suitable for R fabrication. It is placed by constant-current source? However, the circuit that sets the do voltage at the base is shown. The emitter follower is ted with a signal V_{ij} from a source with resistance R. The resistance R_{ij} , shown at the output, includes the output resistance of current R as well as any actual lead resistance.

Analysis of the enatter follower of big 9.52(a) to determine its low frequency striput resistance, and output resistance is identical to that performed in Section 6.60.3. shall concertrate here on the analysis of the high-frequency response of the circuit.

Figure 9.33(h) shows the high frequency equivalent circuit. Lumping r together R_L , and r_L together with R_{∞} and making a slight change in the way the circuit slower results in the simplified equivalent circuit shown in Fig. 9.33(c). We will follow a processor the analysis of this circuit similar to that used above for the source follower. Specification obtain the location of the transmission zero, note that V will be zero at the frequence for which the current fed to R_L^2 is zero:

$$g_m V_n + \frac{V_n}{r_n} + s_z C_n V_n = 0$$




Figure 9.33 (a) Emitter for ower (b) High frequency equivalent circuit (c) Simplified equivalent circuit

Thus,

$$s_2 = -\frac{g_m + (1/r_\pi)}{C_\pi} = -\frac{1}{C_\pi r_e} \tag{9.130}$$

which is on the negative real-axis of the s-plane and has a frequency

$$\omega_z = \frac{1}{C_\pi r_e} \tag{9.131}$$

This frequency is very close to the unity-gain frequency ω of the transistor. The other transmission zero s at $s \to 1$ his is because at this frequency. C_{μ} acts as a short circuit, making V_{μ} zero, and hence V_{μ} will be zero.

Next, we determine the resistances seen by C_n and C_n . For C_n the reader should be able to show that the resistance it sees, R_n , is the parallel equivalent of R'_n and the input resistance looking into B'_n that is,

$$R_{n} = R'_{\text{sig}} \| [r_{n} + (\beta + 1)R'_{L}]$$
 (9.132)

Equation (9.132) indicates that R will be smaller than R'_{18} , and since C_{μ} is usually very small, the time constant $C_{\nu}R_{\mu}$ will be correspondingly small.

The resistance R_{π} seem by C_{π} can be determined using an analysis similar to employed for the determination of R_{π} in the MOSELT case. The result is

$$R_{R} = \frac{R'_{\text{sig}} + R'_{L}}{1 + \frac{R'_{\text{op}}}{r_{R}} + \frac{R'_{L}}{r_{e}}}$$
(9.133)

We observe that the term $R^+ r_1$ will usually make the denominator much greater than r_2 thus rendering R_+ rather low. Thus, the time constant C_+R_+ will be small. The end resorthat the 3-dB frequency f_H of the emitter follower,

$$f_H = 1/2\pi [C_{\mu}R_{\mu} + C_{\pi}R_{\pi}]$$
 (9.134)

will usually be very high. We unge the reader to solve the following exercise to gain tain, or with typical values of the various parameters that determine f_H .

9 26 For an emitter follower biased at $I_0 = 1$ mA and having $R_{\perp} = R = 1$ k $\Omega = -100$ k Ω $\beta = 100$, c = 2 pF and $t_0 = 400$ MHz, find the low frequency gain, $t = R_{\perp}$, and t = 0.965 V/V; 458 MHz, 1.09 k Ω , 51 Ω , 55 MHz

9.8 High-Frequency Response of Differential Amplifiers

In this section we study the high frequency response of the differential amplific will consider the variation with frequency of both the differential gain and the color mode gain and hence of the CMRR. We will rely heavily on the study of free errorsponse of single ended amplifiers presented in the sections above. Also we will be consider MOS circuits, the bipolar case is a straightforward extension, as we saw it is on a number of occasions.

9.8.1 Analysis of the Resistively Loaded MOS Amplifier

We begin with the basic, resistively loaded MOS differential pair shown in Fig. C34. Note that we have explicitly shown transistor Q that supplies the bias current I Athorative are showing a dc bias voltage I_{aris} at its gate, usually Q is part of a current mirror I, detail, however, is of no consequence to our present needs. Most importantly, we are not ested in the total impedance between node S and ground, Z. As we shall shortly see, not impedance plays a significant role in determining the common-mode gain and the CMRR the drift ential amplifier. Resistance R_{ij} is simply the output resistance of current source. Capacitance C is the total capacitance between node S and ground and includes C and of Q_{ij} as well as C_{ij} , and C_{ij} . This capacitance can be significant, especially I was transistors are used for Q_{ij} and Q_{ij} .




Figure 9.34 (a) A resist vely located MOS differential pair, the transistor's applying the bas current is explicitly shown. It is assemed that the total impedance between node S and ground. Zeconsists of a resistance R_{χ} in parallel with a capacitance $C_{\chi \chi}$ (b) Differential half-circuit (c) Common-mode half-circuit.

The differential half-circuit shown in Fig. 9.34(b) can be used to determine the frequency dependence of the differential gain I I Indeed the gain function 4 (s) of the differential ampatier will be identical to the transfer function of this common-source amplifier. We studied the frequency response of the common-source amplifier at great length in Sections 9.3 and 9.5 and will not repeat this material here.

- A MOSEET differential amplifier such as that in Fig. 9.34(a) is biased with a current I = 0.8 mAThe transistors have $d/I = 100 + 20.2 \text{ mAV}/I_{\odot} = 20 \text{ V}/C = 50 \text{ tF}, C_{\odot} = 10 \text{ tF}/\text{ and } C_{\odot} = 10 \text{ tF}/\text{ a$ If the drain resistors are $5 \text{ k}\Omega$ each. Also, there is a 100 fF capacitive load between each drain
 - and ground (a) Find V_{O_i} and g_n for each transistor.
 - (b) Find the differential gain A_d
 - (c) If the input signal source has a small resistance R_{\perp} and thus the frequency response is determined primarily by the output pole, estimate the 3 dB frequency t, (Hint: Refer to Section 9.5 6 and specifically to Eq. 9.107.)
 - (d) It, in a different situation, the amplifier is fed symmetrically with a signal source of 20 kΩ resistance (e , 10 kQ in series with each gate termina) use the open-circuit time-constants method to estimate f., (Hint. Refer to Section 9.5.3 and specifically to Eqs. [(9.85) and (9.86)]

Ans. (a) 0.2 V, 4 mA/V; (b) 18.2 V/V, (c) 291 MHz; (d) 53.7 MHz

The common mode hast eneast a shown in Fig. 9.3 a.c. Although the circle Example of nees, namely () and () of the truns stor in addition to other strates tunces we have chosen to show only (). 2. This is because (). 2. to effect the terms a real axis zero in the common mode pair transformation at a frequency thickness of the other pole and zeros of the circuit. This zero from dominious the transporting dependence of A_{con} and CMRR.

If the output of the differential amplifier is laker single on ledly then the entering an of morest is \$1 \to 1 \t

$$A_{cm} = -\left(\frac{R_D}{2R_{SS}}\right) \frac{\Delta R_D}{R_D} \tag{9.133}$$

which is simply the product of A = A, and the per unit mismatch A = R = S expressions, in be found to the effects of other erecut mismatches. The important photos with the factor R = 2R is a ways present in these expressions. Thus, the free dependence of A = R is a ways present in these expressions. Thus, the free dependence of A = R is a mass present in these expressions. Thus, the free the expression in Eq. (9.135) gives

$$A_{cm}(s) = \frac{R}{27} \frac{\Lambda R}{R}$$

$$= \frac{1}{2} R_D \left(\frac{\Lambda R_D}{R}\right) Y_{SS}$$

$$= \frac{1}{5} R \frac{\Lambda R}{R} \frac{1}{R} + 1$$

$$= -\frac{R_D}{2R_{SS}} \left(\frac{\Lambda R_D}{R_D}\right) (1 + sC_{SS}R_{SS})$$
(9.136)

from which we see that A_{ij} is pures a zero on the negative role axis of the x parafrequency ω_{p}

$$\omega = \frac{1}{C_{ee}R_{ee}} \tag{9.137}$$

or in hertz,

$$f_{Z} = \frac{\omega_{Z}}{2\pi} = \frac{1}{2\pi C_{SS} R_{SS}}$$
 (9.138)

As mentioned above, usually first much lower than the frequencies of the other poesal zeros. As a result, the common-mode gain increases at the rate of +5 dB octave 2 decades starting at a relatively low frequency, as in licated in Fig. 9.38(a). (In course of drops off at luch frequencies because of the other poles of the common node.) Circuit, It is however fithal is significant, or it is the frequency at which the CMRk.




Figure 9.35 Variation of (a) common-mode gaar (b) different at gain, and (c) or minon mode reject on ratio with frequency.




Figure 9.36 The second state is a differential amplified which is relied in the approximation of an institute of the power supply of the first state and therefore must maintain only not an institute frequencies.

the differential amplifier begins to decrease, as indicated in Fig. 9.35(c). Note that its A and A are expressed and plotted in dB, then CMRR in dB is simply the litter between A_0 and A_{cm} .

Although in the foregoing we considered only the common node gain resulting $n \in \mathbb{R}$, mismatch, it should be obvious that the results apply to the common mode $2n \in \mathbb{R}$ trom any other mismatch. For instance, it applies equally we life the case of a g(n) modifying Eq. (8.63) by replacing R_{ss} by Z_{ss} , and so on.

Before leaving this section, it is interesting to point out an important trace of 10^{-6} the design of the current-source transistor Q. In order to operate this current so, 10^{-6} small I, the conserve the already low I is we desire to operate the transistor 10^{-6} drive voltage I. For a given value of the current I, however, this means using a laterality (i.e., a wide transistor. This in turn increases C and her collowers I with the results C that CMRR deteriorates is a decreases at a relatively low frequency. Thus there is E^{TL} of the tween the need to reduce the do voltage across Q and the need to keep the CMRR sonably high at higher frequencies

The appropriate the need for high CMRR at higher frequencies, consider the term llustrated in Fig. 9.36. We snow two stages of a differential amplifier whose powers of voltage I, is corrupted with high frequency roise. Since the quescent voltage at value the drains of Q and Q is $\{I_{ij}^{ij} - (I/2)R_{ij}\}$, we see that i and i, will have the same higher frequency noise then constitutes a common more obstantal to the second differential stage, formed by Q and Q. If the second differential stage, is perfectly matched its differential output voltage I, should be free of high frequency noise. However, in practice there is no such thing as perfect matching, and the second sees with have a finite common mode gain. Furthermore, because of the zero formed by R is C_i of the second stage, the common mode gain will increase with frequency causalization of the noise to make its way to I. With careful design, this undestrable component of i is be kept small.

The differential amplifier specifica in Exercise 9.27 has $R_{ss} = 25 \text{ k}\Omega$ and $C_{ss} = 0.4 \text{ pl}$. Find the 3-dB frequency of the CMRR. Ans. 15.9 MHz

9 8.2 Analysis of the Active-Loaded MOS Amplifier

We next consider the frequency response of the current-mirror-loaded MOS differential-pair creat studied in Section 8.5. The circuit is shown in Fig. 9.37(a) with two capacitances indicated. Cowhich is the total expacitance at the input node of the current mirror, and Co which is the total capacitance at the cutput node. Capacitance () is mainly formed by (and C_{axt} but also includes C_{adt} , C_{dot} , and C_{axt}

$$C_m = C_{gd1} + C_{db} + C_{db3} + C_{gr3} + C_{gs4}$$
 (9.139)

Concretance Concretes Concrete input capacitance of a subsequent stage (C_i) .

$$C_L = C_{ad2} + C_{db2} + C_{ad4} + C_{db4} + C_x (9.140)$$

These two capacitances primarily determine the dependence of the differential gain of this amplifier on frequency

As indicated in Fig. 9.37(a) the input differential signal is applied in a balanced tashion and the output node is short circuited to ground in order to determine the transconductance G_{ij}




Figure 9.37 (a) Frequency response in alves of the active caded NOS authoration amportion (b) The overall transconductance G, as a function of frequency

Obviously because of the output short circlet. Cowill have no effect on the Transis of conduct a drain current's gradion $g_{\mu} I = 2$, which flows through the diode connect a factor Q and thus through the parallel combination of (1/2) and (1/2) and (1/2) where we neglected the resistances (1/2) and (1/2) which are much larger than (1/2), thus

$$I_{g3} = -\frac{g_{x3}}{g_{m3} + sC_{m}}$$
 (9.14)

In response to V_{g3} , transister Q_4 conducts a drain current I_{d4} ,

$$I_{u4} = -g_{\pi 4}V_{g3} = \frac{g_{m4}g_{m}V_{d}/2}{g_{m3} + sC_{m}}$$

Since $g_{m3} = g_{m4}$, this equation reduces to

$$I_{d4} = \frac{g_m V_{id}/2}{1 + s \frac{C_{r_i}}{g_{m3}}}$$
 (9.142)

Now, at the output node the total output current that flows through the short circuit -

$$I_{n} = I_{d4} + I_{d2}$$

$$-\frac{g_{m}V_{id}/2}{1 + \sqrt{\frac{C_{m}}{g_{m3}}}} + g_{m}(V_{d}/2)$$
(9.143)

We can thus obtain G_m as

$$(r) = \frac{1}{r} - r \cdot \frac{1 + r \cdot \frac{1}{2r}}{r}$$

Thus, as expected, the low-trequency value of G is equal to 2 of Q and Q. At r.2.17 quencies, G, acquires a pole and a zero, the trequencies of which are

$$f_{P2} = \frac{g_{m3}}{2\pi C_m} \tag{9.45}$$

and

$$f_Z = \frac{2g_{m3}}{2\pi C_m}$$
 (9.46)

That is, the zero frequency is twice that of the pole Since 1 approvations yellow $C_{gs2} + C_{gs4} = 2C_{gs}$, we also have

$$f_{P2} = \frac{g_{m3}}{2\pi C_m} \simeq \frac{g_{m3}}{2\pi (2C_m)} \simeq f_T/2 \tag{9.14}$$

and

$$f_2 \simeq f_T \tag{9.148}$$

where fr is the unity gain frequency of the MOSFET Q. Thus, the mirror pole and zero occur at very high frequencies. Nevertheless, their effect car, he sign freant

Figure 9.37(b) shows a skerch of the magnitude of G versus frequency. It is interesting and iselu to observe that the path of the signal current produced by Q has a transfer function different from that of the signal current produced by Q. It is the first signal that encounters C., and experiences the rintror pole. This observation leads to an interesting view of the effect of con the overall transconductance (r. of the lifterential amplifier. As we learned in Section 8.8, at low frequencies I_{ij} is replicated by the mirror $Q_i = Q_i$ in the drain of Q_i as I_i , which adds to I to provide a factor-of 2 increase in G (thus it along G), equal to g, which is double the value as allable without the current mirror). Now, at high frequencies Coacts as a short circuit causing 1 to be zero, and hence I, will be zero, reducing (r, to em 2) as borne out by the sketch in Fig. 9.37(b).

Having determined the short-circuit sutput current I, we now multiply it by the total in pedance between the cutput node and ground to determine the output voltage 1.

$$V_{\gamma} = I \frac{1}{\frac{1}{R} + \gamma}$$

$$\frac{R}{1 + \gamma \left(-R\right)}$$

Thus.

$$\frac{1}{1_{+}} = (g | R) \frac{1 + s \frac{C}{2_{+}}}{1 + s \frac{C}{2_{+}}} \frac{1}{1 + s C_{f} R_{d}}$$
 (9.149)

where

$$R = r_{\perp} \uparrow r_{\perp}$$

Inus, in addition to the pole and zero of G the gain of the differential amplifier will have a pole with frequency f_{P+} ,

$$f_{P1} = \frac{1}{2\pi C_1 R_0} \tag{9.150}$$

In sectionarse, is entirely expected, and in fact this output pole is often dominant, especially when a large load capacitance is present.

Example 9.14

Consider an active-loaded MOS differential amplifier of the type shown in Fig. 9.37(a). Assume that for all transistors, $WI = 7.2 \mu m = 0.36 \mu m$, $C = 20 ^{\circ} F$ $C_{\odot} = 5 ^{\circ} F$, and $C_{\odot} = 5 ^{\circ} F$ Also, let $\mu C_{\odot} = 5 ^{\circ} F$. 387 μ A V , μ C = 86 μ A V , $I_0^2 = 5$ V μ m, $I_{1p}^2 = 6$ V μ m. The bias current I = 0.2 mA, and the bias current source has an output resistance $R_0 = 25$ k Ω and an output capacitance $C_{\infty} = 0.2$ pF In addition to the capacitances introduced by the transistors at the output node, there is a capacitance C, of 25 fF. It is required to determine the low-frequency values of 4, 4,, and CMRR It is also required to find the poles and zero of 1 and the dominant pole of CAIRR

Example 9.14 continued

Solution

Since I=0.2 mA, each of the four transistors is operating at a bias current of $100 \, \mu \, \text{A}$. Thus the and Q .

$$100 = \frac{1}{2} \times 387 \times \frac{7.2}{0.36} \times V_{OV}^2$$

which eads to

$$V_{OV} = 0.16 \text{ V}$$

Thus,

$$e_{+} = e_{+} = e_{-} = \frac{2 \times 0.1}{0.16} \times 1.25 \text{ m/V}$$

$$e_{-} = e_{+} = \frac{5 \times 0.36}{0.1} = 18 \text{ k}\Omega$$

For Q and Q, we have

$$(0) = \frac{1}{2} \times 86 + \frac{2}{(36 + 1)^2} \times 6$$

Thus.

and

$$|g_m| = g_{ms} = \frac{2 \cdot 0.1}{0.54} = 0.6 \text{ mA} \text{ N}$$

$$r = r_4 - \frac{6 - 0.36}{0.1} = 21.6 \text{ kgz}$$

The low-frequency value of the differential gain can be determined from

The Lw-frequency value of the common-mode gain can be determined from Eq. (8.146) as

$$\frac{1}{2g_{*}R} = \frac{1}{2 \cdot 16 \cdot 25} = -0.033 \text{ V}$$

The low frequency value of the CMPR can now be determined as

CMRR =
$$\frac{1}{1} = \frac{123}{0.033} = 369$$

Οľ

Fo determine the poles and zero of A_d we first compute the values of the two pertinent capacitances Cand Calsing Eq. (9-139)

$$C_{gdt} + C_{db1} + C_{db3} + C_{gt3} + C_{gt4}$$

$$S + 5 + 5 + 20 + 20 = 55 \text{ (F)}$$

Capacitance C_i is found using Eq. (9.140) as

$$C_L = C_{gds} + C_{db2} + C_{gd4} + C_{db4} + C_{\tau}$$

= 5 + 5 + 5 + 5 + 25 = 45 fF

Now, the poles and zero of the can be found from Eqs. (9.150), (9.145), and (9.146) as

$$f_{P1} = \frac{1}{2\pi C_1 R_c}$$

$$= \frac{1}{2\pi \times C_1 (r_{o2} || r_{o4})}$$

$$= \frac{1}{2\pi \times 45 \times 10^{-15} (18 || 21.6) 10^3}$$

$$= 360 \text{ MHz}$$

$$f_{P2} = \frac{g_{m3}}{2\pi C} = \frac{0.6 \times 10^{-3}}{2\pi \times 10^{-15} (18 || 21.6) 10^{-3}} = 1.74 \text{ GHz}$$

$$f_{Z} = 2f_{P2} = 3.5 \text{ GHz}$$

Thus the dominant pole is that produced by / at the output node. As expected, the pole and zero of the mirror are at much higher frequencies.

The dominant pole of the CMRR is at the location of the common-mode-gain zero introduced by C_{ss} and R_{ss} , that is,

$$\frac{1}{2\pi \times 0.2 \times 10^{-12} \times 25 \times 10^{3}}$$

$$= 31.8 \text{ MHz}$$

Thus, the CMRR begins to decrease at 31.8 MHz, which is much lower than f_{p_1} .

EXERCISE

9.29 A polar current in tree boaded differential importer is biased with a current source I = 1, mA the transistors are specified to have Jolly 1500 V. The total capacitance at the output node is 2 of I it dithe de value and the frequency of the dominant high frequency pole of the differential voltage gain

Ans. 2000 V/V; 0.8 MHz

@ 9.9 Other Wideband Amplifier Configurations

Thus far, we have still ed one wideband amplifier configuration, the casco lean pirior coding can, of course, he applied to differential amplifiers to obtain widebane differential amplification. In this section we discuss a number of other live at configuration blacks capable of achieving wide bandwidths.

9.9.1 Obtaining Wideband Amplification by Source and Emitter Degeneration

As we discussed in Chapters 5 and 6, adding a resistance in the source (en atter) lead of CE ampliture can result in a number of performance improvements at the experteduction in voltage gain. Extension of the implifier bandwidth, which is the topic of est to us in this section, is among those improvements.

Figure 9.58 a shows a common-source amplifier with a source-degeneration essign As indicated in Fig. 9.38(b), the output of the amplifier can be modeled at - witegones by a controlled current source (r_n) and an output resistance R, where the ranson, tance G_m is given by

$$G_{r} = \frac{2r}{+k^{2}R}$$
 91511

and the output resistance is given by

$$R_o \simeq r_o(1 + g_m R_s) \tag{9.152}$$

Thus, source degeneration reduces the transconductance and increases the output resisting the same factor $(1 + g_m R)$. The low-frequency voltage gain can be obtained as

$$A_{M} = \frac{V_{o}}{V_{sig}} = -G_{m}(R_{o} \parallel R_{L}) = -G_{m}R'_{c}$$
 (9.153)

Let's now consider the high-frequency response of the source-degenerated approximate 9.38(c) shows the amplifier, and cating the capacitances C and C A capacitan in that includes the MOSFFT capacitance C is also shown at the output. The method of C circuit time constants can be employed to obtain an estimate of the 3-dB frequency Toward that end, we show in Fig. 9.38(d) the circuit for determining R, which is the sample seen by C. We observe that R can be determined by simply adapting the formal Eq. (9.84) to the case with source degeneration as follows:

$$R_{gd} = R_{sig}(1 + G_m R_L^2) + R_L^2$$
 (9.154)

where




Figure 9.38 (a) The CS amp iffer circuit, with a source resistance R (b) Equivalent-circuit representa tion of the amp (for output (c) The circuit prepared for frequency-response analysis (d) Determining the resistance R seen by the capacitance C

The formula for R_{C_I} can be seen to be simply

$$R_{C_L} = R_L \parallel R_o = R_L' \tag{9.19}$$

The formula for $R_{\rm g}$, is the most difficult to derive, and the derivation should be perturbated with the hybrid- π model explicitly utilized. The result is

$$R_{gs} \simeq \frac{R_{sig} + R_s}{1 + \varrho_s R \left(\frac{r}{r + R}\right)}$$
 (9.157)

When R_{\perp} is relatively large, the frequency response will be 1 minuted by $m_{\perp}M_{\parallel}$ multiplication of C_{\perp} . Another way for saving this is that C_{\parallel} R_{\parallel} will be the larges of three open-curcuit time constants that make up $\tau_{H_{\parallel}}$

$$\tau_{H} = C_{g_{1}} R_{g_{2}} + C_{g_{2}} R_{g_{2}} + C_{L} R_{C_{1}}$$
 (9.15)

enabling us to approximate τ_H as

$$\tau_{tt} = C_{gd} R_{gd} \tag{9.159}$$

and correspondingly to obtain f_H as

$$f_H \simeq \frac{1}{2\pi C_{gd} R_{gd}} \tag{9.160}$$

Now, as R is increased the gain magnitude, $A_{\rm ij} = G_{\rm i} R_{\rm i}^2$, will declease, causing R decrease (Eq. 9...54), which in turn causes t, to increase Eq. 9.160). To highlight the "acoust between gain and bandwidth that R affords the designer, let us simplify the expression $R_{\rm gd}$ in Eq. (9.154) by assuming that $G_{\rm in} R_{\rm ij} \gg 1$ and $G_{\rm in} R_{\rm sig} \gg 1$,

$$R_{\rm ga} = G_{\rm m} R_L' R_{\rm sg} = |A_L| R_{\rm sg}$$

which can be substituted in Eq. (9.160) to obtain

$$f_R = \frac{1}{2\pi C_{\perp} R_{\perp} |A_{\perp}|}$$
 (9.161)

which very clearly shows the gain bandwidth trade-off. The gain bandwidth predict terms constant at

Gain-bandwidth product =
$$|A_M| f_H = \frac{1}{2\pi C_{gd} R_{vg}}$$
 (9.162)

In practice, however, the other capacitances will play a role in determining fire and the gainhandwidth product will decrease somewhat as R, is increased.

9.30 Consider a CS amplifer having $g_1 = 2 \text{ mAV}$, $r = 20 \text{ k}\Omega$ $R = 20 \text{ k}\Omega$ R_{sg} 20 fT, C, = 5 fF, and C = 5 fF (a) Find the voltage gain 4,4 and the 3-dB frequency focus ng the method of open-circuit time constants) and hence the gain-bandwidth product (b) Repeat (a) for the case in which a resistance R_{ij} is connected in series with the source terminal with a value selected so that $g_m R_i = 2$

Ans. (a) -20 V/V, 61.2 MHz, 1.22 GHz; (b) -10 V/V, 109 MHz, 1.1 GHz

9.9.2 The CD-CS, CC-CE and CD-CE Configurations

In Section 7.6.1 we discussed the performance improvements obtained by preceding the CS and CL amplifiers by a outfer implemented by a CD or a CC amplifier, as in the circuits shown in Fig. 9.39. A major advantage of each of these circuits is wider bandwidth than that obtained in the CS or CF stage alone. To see how this comes about, consider as an example the CD CS amplifier in Fig. 9.39(a) and note that the CS transistor Qs will still exhibit a Miller effect that results in a large input capacitance, C_{n2}, between its gate and ground However, the resistance that this capacitince interacts with will be much lower than $R_{\rm sig}$. the buttering action of the source follower causes a relatively low resistance, approximately equal to a $1/g_{m1}$, to appear between the source of Q_1 and ground across C_{m2} .




Figure 9.39 (a) CD-CS amplifier. (b) CC-CE amplifier. (c) CD-CE amplifier.

Example 9.15

Consider a CC. CF amplifier such as that in Fig. 9.39(b) with the following specifications T(z)=m and identical transistors with B=100, $t_0=400$. MHz, and C=2 pf. Let the amplifier be ted with a source T_{ij} naving a resistance $R_{ij}=4$ k Ω , and assume a load resistance of 4 k Ω . Find the voltage gain T_{ij} , and estimate the 3-dB frequency, t_0 . Compare the results with those obtained with a CF amplifier operating under the same conditions. For simplicity, neglect r, and r_i

Solution

At an emitter bias current of 1 mA, Q_1 and Q_2 have

$$g_m = 40 \text{ mA/V}$$

$$r_e = 25 \Omega$$

$$r_a = \frac{\beta}{g_m} = \frac{100}{40} = 2.5 \text{ k}\Omega$$

$$C_\pi + C_\mu = \frac{g_m}{\omega_T} = \frac{g_m}{2\pi f_T}$$

$$= \frac{40 \times 10^{-3}}{2\pi \times 400 \times 10^6} = 15.9 \text{ pF}$$

$$C_\mu = 2 \text{ pF}$$

$$C_\pi = 13.9 \text{ pF}$$

The voltage gain 1,4 can be determined from the circuit shown in Fig. 9.1)(a) as follows

$$R_{\text{in}2} = r_{\pi 2} = 2.5 \text{ k}\Omega$$

$$P_{\text{in}} = (\beta + 1)(r_{\text{el}} + R_{\text{in}2})$$

$$= 101(0.025 + 2.5) = 255 \text{ k}\Omega$$

$$\frac{V_{b1}}{V_{\text{sig}}} = \frac{R_{\text{in}}}{R_{\text{in}} + R_{\text{sig}}} = \frac{255}{255 + 4} = 0.98 \text{ V/V}$$

$$\frac{V_{b2}}{V_{b1}} = \frac{R_{\text{in}2}}{R_{\text{in}2} + r_{\text{el}1}} = \frac{2.5}{2.5 + 0.025} = 0.99 \text{ V/V}$$

$$\frac{V_{b2}}{V_{b2}} = -g_{m2}R_L = -40 \times 4 = -160 \text{ V/V}$$

Thus.

$$A_M = \frac{V_o}{V_{\text{sig}}} = -160 \times 0.99 \times 0.98 = -155 \text{ V/V}$$

To determine f_{μ} we use the method of open-circuit time constants. Figure 9.40(b) shows the orcult with T_{μ} set to zero and the four capacitances indicated. Capacitance C_{μ} sees a resistance $R_{\mu 1}$,

$$R_{\mu 1} = R_{\text{sig}} || R_{\text{in}}$$

= 4 || 255 = 3.94 k\Omega




Figure 9.40. Circuits for Example 9.14. (a) the CC. CE circuit prepared for low-frequency small-signal and vs. (b) the circuit of high frequencies, with the self to zero to enable determination of the open circuit time constants; (c) a CE amplifier for comparison.

To find the resistance R_{π_1} seen by capacitance C_{π} we refer to the analysis of the high-frequency response of the emitter follower in Section 9.7.2. Specifically, we adapt Eq. (2.12) (9 133) to the situation here as follows:

$$R_{\pi 1} = \frac{R_{-1} + R_{m2}}{+ \frac{R_{-2}}{r_{\pi}} + \frac{R_{m2}}{r_{e1}}}$$
$$= \frac{40.00 + 250.0}{+ \frac{4000}{2500} + \frac{2500}{25}} = 63.4 \Omega$$

Example 9.15 continued

Capacitance $C_{\pi_2^*}$ sees a resistance R_{π_2} ,

$$R_{\pi 2} = R_{m2} \| R_{out1}$$

$$= r_{\pi 2} \| \left[r_{e1} + \frac{R_{sig}}{\beta_1 + 1} \right]$$

$$= 2500 \| \left[25 + \frac{4000}{101} \right] = 63 \Omega$$

Capacitance C_1 sees a resistance R_2 . To determine R_3 , we refer to the analysis of the frequence response of the CF amplitier in Section 9.5 to obtain

$$R_{\mu 2} = (1 + g_m, R_L)(R_{m2} \parallel R_{out1}) + R_L$$

$$= (1 + 40 \times 4) \left[2500 \parallel \left(25 + \frac{4000}{101} \right) \right] + 4000$$

$$14,143 \Omega = 14.1 \text{ k}\Omega$$

We now can determine τ_H from

$$\tau_H = C_{\mu 1} R_{\mu 1} + C_{\pi 1} R_{\pi 1} + C_{\mu 2} R_{\mu 2} + C_{\pi 2} R_{\pi 2}$$

$$= 2 \times 3.94 + 13.9 \times 0.0634 + 2 \times 14.1 + 13.9 \times 0.063$$

$$= 7.88 + 0.88 + 28.2 + 0.88 = 37.8 \text{ ns}$$

We observe that $C_{n,2}$ and $C_{n,2}$ play a very minor role in determining the high-frequency response to expected. $C_{n,2}$ through the Miller effect plays the most significant role. Also, $C_{n,2}$, which interest directly with $(R_{n,2})$, $R_{n,3}$, also plays an important role. The 3-dB frequency $T_{n,3}$ can be found as lows:

$$h = \frac{1}{2\pi t_R} = \frac{1}{2\pi \times 37.8 \times 10^{-6}} = 4.2 \text{ MHz}$$

For comparison, we evaluate A_{ij} and I_{ij} of a CF amplifier operating under the same conditions. Refer to Fig. 9.40(c). The voltage gain A_{M} is given by

$$A_{M} = \frac{R_{10}}{R_{m} + R_{sg}} (-g_{m}R_{L})$$

$$= \frac{r_{\pi}}{r_{\pi} + R_{sig}} (-g_{m}R_{L})$$

$$- \frac{2.5}{2.5 + 4} (-40 \times 4)$$

$$- -61.5 \text{ V/V}$$

$$R_{\pi} = r_{\pi} || R_{sig} = 2.5 || 4 = 1.54 \text{ k}\Omega$$

$$R_{\mu} = (1 + g_{m}R_{L})(R_{sig} || r_{\pi}) + R_{L}$$

$$= (1 + 40 \times 4)(4 || 2.5) + 4$$

$$= 251.7 \text{ k}\Omega$$

Thus.

$$\tau_{\rm c} = C_{\rm e} R_{\pi} + C_{\rm u} R_{\rm u}$$

= 13.9 × 1.54 + 2 × 251.7
= 21.4 + 503.4 = 524.8 us

Observe the dominant role played by C. The 3-dB frequency for is

$$t_{tt} = \frac{1}{2\pi\tau_{tt}} = \frac{1}{2\pi + 524 \times 10^{-3}}$$
 303 kHz

Inus, the fuding the buffering transistor Q increases the gain. 4_{10} , from 61.5 V/V to 155 V/V—a factor of 2.5—and increases the bandwidth from 303 kHz to 4.2 MHz a factor of 13.9° The gain-bandwidth product is increased from 18.63 MHz to 651 MHz. a factor of 351

9.9.3 The CC-CB and CD-CG Configurations

In Section 7.6.2 we showed that preceding a CB or CG transistor with a buffer implemented with a CC or a CD transistor solves the low input resistance problem of the CB and CG amplitiers. Examples of the resulting compound-transistor amplifiers are shown in Fig. 9.4. Since in each of these circuits, neither of the two transistors suffers from the Miller effect, the resulting amplifiers have even wider bandwidths than those achieved in the compound amplifier stages of the last section. To illustrate consider as an example the circuit in




Figure 9.41 (a) ACC CB amplifier (b) Another version of the CC CB creait with Q implemented using a pup transistor. (c) The MOSFET version of the circuit in (a).

Fig. 9.41(a)—The low-frequency analysis of this circuit in Section 7.6.2 provides ; ... input resistance.

$$R_{\rm el} = (\beta_1 + 1)(r_{\rm el} + r_{\rm e2}) \tag{9.16}$$

which for $r_{e1} = r_{e2} = r_e$ and $\beta_1 = \beta_2 = \beta$ becomes

$$R_{\rm in} = 2r_{\pi} \tag{9.164}$$

If a load resistance R_{c} is connected at the output, the voltage gain V_{c} will be

$$\frac{V_o}{V} = \frac{\alpha_2 R_L}{r_{c1} + r_{c2}} = \frac{1}{2} g_m R_L \tag{9.16}$$

Now, if the amp ifter is ted with a voltage signal V_{in} from a source with a resistance V_{in} the overall voltage gain will be

$$\frac{V_o}{V_{\rm sig}} = \frac{1}{2} \left(\frac{R_m}{R_{\rm in} + R_{\rm sig}} \right) (g_m R_L) \tag{9.166}$$

The high-frequency analysis is illustrated in Fig. 9.42(a). Here we have d_{town} in hybrid- π equivalent circuit for each of Q and Q. Recalling that the two transis r_0 operating at equal bias currents, their corresponding model components will be equal $r_{\pi} = r_{\pi}$, $C_{\pi 1} = C_{\pi 2}$, etc.) With this in mind the reader should be able to see that $T_{\pi 2}$ and the horizontal line through the node labeled E in Fig. 9.42(a) can be deleted to the circuit reduces to that in Fig. 9.42(b). This is a very attractive outcome because 1, circuit shows clearly the two poses that determine the high-frequency response. The r_{π} is

$$f_{P1} = \frac{1}{2\pi \left(\frac{C_{\tau}}{2} + C_{c}\right) (R_{vir} \parallel 2r_{\tau})}$$
(9.167)

and the pole at the output, with a frequency f_{P2} , is

$$f_{P2} = \frac{1}{2 \pi C_{\nu} R_{\nu}} \tag{9.168}$$

This result is also intuitively obvious. The input impedance at |B| of the circum in Fig. 942 consists of the series connection of r_e and r_{π_e} in parallel with the series connection of C and C_{π_e} . Then there is C_e in parallel. At the output, we simply have R_E in parallel. C_{π_e}

Whether one of the two poles is dominant will depend on the relative values of R and R_I . If the two poles are close to each other, then the 3-dB frequency t_i can be determined either by exact analysis—that is, finding the frequency at which the gain is down by 3 dh or by using the approximate formula in Eq. (9.68),

$$f_H \simeq 1/\sqrt{\frac{1}{f_{\rho_1}^2} + \frac{1}{f_{\rho_2}^2}}$$
 (9 169)

The results derived for the circuit in Fig. 9.41(a) apply directly to the circuit of Fig. 9.41(b) and warppropriate change of variables to the MOS circuit of Fig. 9.41(c).




Figure 9.42 (a) Lynny dent arcuit for the amplifier in Fig. 9.41(a). b. Simplified equivalent circuit. Note that the equivalent circuits in (a) and (b) a so apply to the circuit shown in Fig. 9.41(b). In addition, they can be easily adapted for the MOSEFT circuit in Fig. +41 cit, with 2r, eliminated, C, replaced with C, C, replaced with C_{cd} , and V_{π} replaced with V_{π}

9.31 For the CC (B imp if er of Fig. 9.41(a), let I=0.5 mA, $\beta=10.0$) $C_{\pi}=6$ pF $C_{\mu}=2$ pF, $R_{\pi g}=0.0$ 10 k Ω_c and $R_c = 10$ k Ω_c . Find the low-frequency overall voltage gain A_{VC} the frequencies of the poles and the 3-dB frequency t. Find t, both exactly and using the approximate formula in Eq. Ans SOVV 64 MHz and 8 MHz. E by exact evaluation 46 MHz. In using Eq. (9.169) = 5 MHz

9.10 Multistage Amplifier Examples

We conclude this chapter with the frequency-response analysis of the two multistage amplihers we studied in Section 8.6. As we shall see, these are relatively complex circuits. Simply replacing each transistor with its high frequency, equivalent-circuit model will make it exceedingly difficult for pencil and paper analysis, and will most certainly not lead to any chalysis and design insight. Rather, we will use the knowledge and experience we have gained throughout the chapter to decide on wices form plate the characteristic multiple. To be able to propose the carter part of section that institled the performance to understand how this inattation contents about to the affection of the and finally a dimestin perfamily to find way to disprove the carcuit so as to extend its high-frequency operation.

It is useful at this labeline to plant out to the property sure defendes in 2 PSp. — (M) is a very valuable tool for the late at disconstruction especially when the late and it specially when the late and a specially when the late and a plant is a positive obscused to decrease and extend a replacement for a first cut pencil and hip it and as so the late at 8 million by at large cated device medials will enable the despite the contact and hip accounterproduction to expect after the circuit ras been taken to filt in a special performance is a late a consigner will died has the opportunity to after the decrease factors.

9.10.1 Frequency Response of the Two-Stage CMOS Op Amp

I gard 9.43 shows the two-stage t MOS and p-the live factors. Section 8.6. But t in more with this section, we tright the related to review Section 8.6. Inc. for the t analyze the frequency response of the two-tage optimps of the derits on place t and equivalent circuit s own t, t = t 44. Here t is the range t ductained t has t t t t = t = t t 8 the cutoal resistance of the first stage t t t t t t total capacitance at the interface between the first and second stages

$$C_1 = C_{gdA} + C_{dbA} + C_{gf2} + C_{db2} + C_{gs6}$$

Or is the transcending tance of the second street C . At is a coupling state to second stage R , C , and C is the total capacitance at the apparatus of particle of the C

$$C_2 = C_{dhb} + C_{fh7} + C_{gd7} + C_L$$




Figure 9.43 Two-stage CMOS op-amp configuration.




Figure 9.44 Equivalent circuit of the injum vin Fig. 9.43

where C_i is the load capacitance. Usually C_i is much larger than the transistor capacitances, with the result that C_2 is much larger than C_1 . Capacitor C_2 is deliberately included for the purpose of equipping the op amp with a uniform -6-dB/octave frequency response. In the following, we shall see how this is possible and how to select a value for (Finally, note that in the equivalent circuit of Fig. 9.44 we should have included Cos in parallel with Co. Usually, however, $C_C \gg C_{gd6}$, which is the reason we have neglected C_{gd6}

To determine V_{s} , analysis of the circuit in Fig. 9.44 proceeds as follows. Writing a node equation at node D, yields

$$G_{mV}V_{cd} + \frac{e_{m}}{R_{1}} + s(-V_{\perp} + s(-(V_{\perp} - V_{\perp})) = 0$$
 (9.170)

Writing a node equation at node D₆ yields

$$C_{n_1}V_{\perp} + \frac{V}{R} + sC_2V_{\perp} + sC_3(V - V_2) = 0$$
 (9.171)

To eliminate V_{i2} and thus determine V_{ij} in terms of V_{id} , we use Eq. (9.171) to express V_{ij} , in terms of V_o and substitute the result into Eq. (9.170). After some straightforward manipula tions we obtain the amplifier transfer function

$$\frac{V_o}{V_{id}} = \frac{G_{m1}(G_{m2} - sC_C)R_1R_1}{1 + s[C_1R_1 + C_2R_2 + C_C(G_{m2}R_1R_2 + R_1 + R_2)] + c[C_1C_1 + C_2C_1 + C_3]R_1R_2}$$
(9.172)

First we note that for s = 0 (i.e., dc), Eq. (9.172) gives $V_o / V_{id} = ((r_o / R))((r_o / R))$, which s what we should have expected. Second, the transfer function in Eq. (9.172) indicates that the amplifier has a transmission zero at $s = s_z$, which is determined from

$$G_{m2} - s_z C_C = 0$$

Thus

$$C_{ij} = \frac{G_{ij}}{C} \tag{9.173}$$

In other words, the zero is on the positive real axis with a frequency to of

$$\omega = \frac{C_{ij}}{C_{ij}}$$
 (9.174)

0

Also, the amplifier has two poles that are the roots of the denominator power. For (9.172) If the frequencies of the two poles are denoted ω_0 and ω_0 then the ferompolynomial can be expressed as

$$D(s) = \left(1 + \frac{s}{\omega_{P1}}\right)\left(1 + \frac{s}{\omega_{P2}}\right) = 1 + s\left(\frac{1}{\omega_{P1}} + \frac{1}{\omega_{P2}}\right) + \frac{s^2}{\omega_{P1}\omega_{P2}}$$

Now if one of the poles is dominant, say with frequency (i) then (ii) is (ii) and indicated by

$$D(s) = 1 + \frac{s}{\omega_{P1}} + \frac{s^2}{\omega_{P1}\omega_{F2}}$$
 (9.178)

The frequency of the John name pole, ω , can now be determined by equating the ω cients of the s terms in the denominator in Eq. (9.172) and in Eq. (9.175),

$$\omega_{-} = \frac{1}{(R + CR_{+} + CC_{R} + CC_{R} + R + R + R)}$$

$$= \frac{1}{R_{1}[C_{1} + C_{C}(1 + G_{m2}R_{2})] + R_{2}(C_{2} + C_{C})}$$
(9.175)

We recognize the first term in the denominator a carising at the interface between the fissecond stages. Here, R, the output esistance of the first stage, is interacting with the total contained at the interface. The latter is the sum of the and the Miller capacitance ($-1 + c_0 = 0$) which results from connecting (-1 in the negative feedback path of the second stage which is G, R. Now since R and R are is will not comparable value, we see that the first important or will be in uch larger than the second and we can approximate m as

$$\omega_{P1} = \frac{1}{R[C + C][1 + C_{I,n}R]}$$

A further approximation is possible because C is its all y much smaller that the Max capacitance and $G_{m2}R_2 \gg 1$, thus

$$\omega_{P1} \simeq \frac{1}{R_1 C_C G_{m2} R_2} \tag{9.17}$$

The frequency of the second, nondominant note can be found by equating the coefficient the sterms in the denominator of Eq. (9.172) and in Eq. (9.175) and substituting the from Eq. (9.176). The result is

$$\omega_{P2} = \frac{G_{m2}C_C}{C_1C_2 + C_C(C_1 + C_2)}$$

Since $C_1
leq C_2$ and $C_1
leq C_C$, ω_{c_2} can be approximated as

$$\omega_{r_{\perp}} \simeq \frac{G_{m2}}{C_{m}} \tag{9.178}$$

$$\omega_{\ell} = (G_{m1}R_1G_{m2}R_2)\omega_{P1} - \frac{G_{m3}}{C}$$
 (9.179)

which must be lower than $\omega_Z = \frac{G_{m2}}{G}$ and $\omega_{P2} = \frac{G_{m2}}{G}$. We will have more to say about this point in Section 12.1

D9.32 Consider the frequency response of the optanip analyzed in Example 8.5. Let $C_1 = 0.1$ pF and $C_2 =$ 2.p1 Find the value of C. that results in f = 10 MHz and verify that f is lower than f_0 and f_0 . Recall from the results of Example 8.5, that $G_{m1} = 0.3 \text{ mA/V}$ and $G_{m2} = 0.6 \text{ mA/V}$. Ans. $C_1 = 4.8 \text{ pF}$; $f_2 = 20 \text{ MHz}$; $f_{p_2} = 48 \text{ MHz}$

9 10 2 Frequency Response of the Bipolar Op Amp of Section 8.6.2

We urge the reader to review Section 8.6.2 and Examples 8.6 and 8.7 before studying this section. The bipolar op amp carcuit shown earlier in Fig. 8.43 is rather complex. Nevertheless, it is possible to obtain an approximate estimate of its high frequency response. Figure 9.45ca) shows an approximate equivalent circuit for this purpose. Note that we have unlized the equivalent differential half circuit concept, with Q representing the input stage and O, representing the second stage. We observe, at course, that the second stage is not syn metrical, and strictly speasing the equivalent half-circuit does not apply. Nevertheless, we use it as an approximation so as to obtain a quick pencil-and-paper estimate of the dominant high frequency pole of the amplifier. More precise results can of course be obtained using computer simulation with SPICE.

Examination of the equivalent circuit in Fig. 9.45(a) reveals that if the resistance of the source of signal 1 is small, the high-frequency limitation will not occur at the input but rather at the interface between the first and the second stages. This is because the total capacitance at node A will be high as a result of the Miller it ultiplication of C. Also, the third stage, formed by transistor Q should exhibit good high trectiency response, since Q has a large emitterdegeneration resistance, R . The same is also true for the emitter-follower stage, $Q_{\rm e}$

To determine the frequency of the domin of pole that is formed at the interface between Q and Q we show in Fig. 9.45(b) the pertinent equivalent circuit. The total resistance between node A and ground can now be found as

$$R_{co} = R_2 \| r_{c2} \| r_{s5}$$

and the total capacitance is

where

$$R_{I5} = R_3 \| r_{o5} \| R_{i3}$$

The frequency of the pole can be calculated from R_{eq} and C_{eq} as

$$f_P = \frac{1}{2\pi R_{\rm eq} C_{\rm eq}}$$

Figure 9.45 (a) Approximate equitor in the former of left the frequency temporal season that the first season the second season the second season the second season the second season that the second season the second season the second season that the second season the second season the second season that the second season the second season the second season that the second season the second season that the second season the season that the second season the season that the s

9.33 Determine R., C., and the for the amplifier in Fig. 8.13, attilizing the fact the Quis prisecut. Similarity and Quart mA. Assume B. 100 to 100 to 100 MHz and C. 2 pt. Assume R. R. Ans. 2.21 kQ; 258 pF; 280 kHz.

Summary

- The coupling and hypass capacitors it ized in discrete circuit amplifiers cause the amplifier can to fell off at ow frequencies. The frequencies of the risk frequency poles can be extincted in considering circuit these capacitors x-hardrey and determining the resistance seen by he capacitor. The highest frequency pole is the strettlat determines he lower high frequency f
- But the MOSEFF and the BIT have internal endicated that car be no locally august that these bill of mode in incapal traces I shall at a fine traces are recorded for and including the action BIT. A fingle of near to the high frequency of a chief the state of the frequency of a chief the state of the current state, at the CS (CF) in a course of the current state, at the CS (CF) in a course of the current state of the CS (CF) in a course of the current state of the CS (CF) in a course of the current state of th

- unity For the MOSFET, $f_T = g_m/2\pi (C_{gs} + C_{gd})$, and for the BJT, $f_T = g_m/2\pi(C_n + C_n)$
- The internal capacitances of the MOSFET and the BIT cause the amplifier gain to fall off at high frequencies. In estimate of the amplifier bandwidth is provided by the frequency fy at which the gain drops 3 dB below its value at midband, A_M . A figure of ment for the amplifier is the gain -bandwidth product $GB = A_M f_H$. Usualiv. it is possible to trade off gain for increased bandwidth. with GB remaining nearly constant. For amplifiers with a dominant pole with frequency f_H , the gain falls off at a uniform 6-dB, octave (20-dB-decade) rate, reaching 0 dB at $f_{i} = GB$
- The high-frequency response of the CS and CE amplifiers is severely limited by the Muler effect. The small capacitance C_{ed} (C_{μ}) is multiplied by a factor approximately equal to the gain from gate to drain (base to collector) g, R' and thus gives rise to a large capacitance at the amplifier input. The increased Cin interacts with the effective signal-source resistance R'_{sig} and causes the amplifier gain to have a 3-dB frequency $f_H = 1/2\pi R'_{\rm sig}C$
- The method of open-circuit time constants provides a simple and powerful way to obtain a reasonably good estimate of the upper 3-dB frequency f_H . The capacitors that limit the high-frequency response are considered one at time with $V_{\rm sig}=0$ and all the other capacitances set to zero (open circuited). The resistance seen by each capacitance is determined, and the overall time constant τ_H is obtained by summing the individual time constants. Then I_H is found as $1/2 \pi \tau_H$

- The CG and CB amplifiers do not suffer from the Miller effect. Thus the cascode amplifier, which consists of a cascade of a CS and CG stages (CE and CB stages), can be designed to obtain wider bandwidth than that achieved in the CS (CE) amplifier alone. The key, however, is to design the cascode so that the gain obtained in the CS (CE) stage is minimized.
- The source and emitter followers do not suffer from the Miller effect and thus feature wide bandwidths
- The high-frequency response of the differential amplifier can be obtained by considering the differential and common-mode half-circuits. The CMRR falls off at a relatively low frequency determined by the output impedance of the bias current source.
- The high-frequency response of the current-mirror-loaded differential amplifier is complicated by the fact that there are two signal paths between input and output: a direct path and one through the current mirror.
- · Combining two transistors in a way that eliminates or minimizes the Miller effect can result in a much wider bandwidth. Some such configurations are presented in Section 9.9.
- The key to the analysis of the high-frequency response of a multistage amplifier is to use simple macro models to estimate the frequencies of the poles formed at the interface between each two stages, in addition to the input and output poles. The pole with the lowest frequency dominates and determines f_H .

ROBLEMS

Computer Simulation Problems

The Problems identified by this icon are intended to demonstrate the value of using SPICE simulation to verily hand analysis and design, and to investigate important issues such as zam bandwidth tradeoft. Instructions to assist in serving up PSpice and Multisim similations for all the indicated problems can be found if the corresponding fries on the disc. Note that if a particular paramete, value is not specified in the problem statement, you are to make a reasonable assumption "Jitt cut problem, ** more eitheut, *** very chal lenging and/or time-consuming; D: design problem.

Section 9.1: Low-Frequency Response of the **CS and CE Amplifiers**

D 9.1 The amplifier in rig. P9.1 is biased to operate at g_ , mAX Neglecting r , and the midband gain. Find the value efficitiat places / at 20 Hz

9.2 Consider the amplifier of E.g. 9.2(a). Let $R=10~\mathrm{k}\Omega, r_{\star}$ = $10.0 \text{ k}\Omega$, and $R = -0 \text{ k}\Omega$. Find the value of $C_{\rm eff}$ specified to one sign heart digit to ensure that the associated break frequenes is at or below, 10 Hz {14 higher-power design results is doubting I, with both R, and r reduced by a factor of 2what does the corner frequency (due to C., become? For




Figure P9.1

increasingly higher-power designs, what is the highest corner frequency that can be associated with $C_{\rm co}$?

9.3 The NMOS transistor in the discrete CS amplifier circuit of Fig. P9.3 is biased to have $g_m = 5$ mA/V. Find $A_M f_{P1}, f_{P2}, f_{P3}$, and f_L .




Figure P9.3

- **D** 9.4 Consider the low-frequency response of the CS amplifier of Fig. 9.2(a). Let $R_{ng} = 0.5 \text{ M}\Omega$, $R_0 = 2 \text{ M}\Omega$, $g_m = 3 \text{ mA/V}$. $R_0 = 20 \text{ k}\Omega$, and $R_i = 10 \text{ k}\Omega$. Find A_{ki} . Also, design the coupling and hypass capacitors to locate the three low-frequency poles at 50 Hz, 10 Hz, and 3 Hz. Use a minimum total capacitance, with capacitors specified or 1, to a single significant digit. What value of f_i results?
- D 9.5 A particular serso and the CS amplifier in Fig. 9.2 Ises a transis of biased to operate with $g_{c} = S$ in AV. Resistances $R_{c} = 2001 \, \mathrm{k} \, \Omega$ $R_{c} = 10 \, \mathrm{M} \, \Omega$, $R_{D} = 3 \, \mathrm{k} \, \Omega$, and $R_{c} = 8 \, \mathrm{k} \, \Omega$. As an initial design, the circuit designer selects $C_{c} = C_{C2} = C_{S} = 1 \, \mathrm{\mu F}$. Find the frequencies f_{P1} , f_{P2} , and f_{c} and mak them in order of frequency, highest first Cal-

culate the ratios of the first to second, and second to third the final design requires that the first pole dominate at 10 Hz was the second a factor of 4 lower, and the third another a factor of 4 lower. Find the values of all the capacitances and the total capacitance needed. If the separation factor were 10, we capacitor values and total capacitance would be needed? (Note You can see that the total capacitance need not be much large to spread the poles, as is desired in certain applications).

- **D 9.6** Repeat Example 9.1 to find C_S , C_{C1} , and C_{C2} to provide $f_L = 20$ Hz and the other pole frequencies at 41 kg. 1 Hz. Design to keep the total capacitance to a minimum
- **D 9.7** Reconsider Exercise 9.1 with the aim of finding a teter-performing design using the same total capacitance, that is 3 μ F. Prepare a design in which the break frequencies are sentrated by a factor of 5 (i.e., f, f/5, and f/25). What are the three capacitor values, the three break frequencies, and f_f that m_f achieve?
- 9.8 Repeat Exercise 9.2 for the situation in which $C_f = \%$ μF and $C_{C1} = C_{C2} = 2 \mu F$. Find the three break frequence and estimate f_L .
- **D 9.9** Repeat Example 9.2 for a related CE amplifier while supply voltages and bias current are each reduced to halt their original value but R_B , $R_{C_1}R_{\rm sig}$, and R_I are left unchanged. Find C_{C_1} , C_E , and C_{C_2} for $f_L=100$ Hz. Minimize the tool capacitance used, under the following conditions. Arrange that the contributions of C_E , C_{C_1} , and C_{C_2} are 80%, 10%, and 10%, respectively. Specify capacitors to two significant dipts, choosing the next highest value, in general, for a conservance design, but realizing that for C_E , this may represent a larger capacitance increment. Check the value of f_L that results [Note: An attractive approach can be to select C_E on the small side, allowing it to contribute more than 80% to f_L , which making C_{C_1} and C_{C_2} larger, since they must contribute less of f_L .
- **D 9.10** A particular current-biased CE amplifier opening $E = 100 \, \mu \, A$ from ± 3 -V power supplies employs $R_C = 20 \, k\Omega$. $R_B = 200 \, k\Omega$; it operates between a $20 \, k\Omega$ source and a $1 \, k\Omega$ load. The transistor $\beta = 100$ Select C_E first for a minimum value specified to one significant digit and provides up to 90% of f_L . Then choose C_{C1} and C_{C2} , each specified to one significant digit, with the goal of minimizing the loss capacitance used. What f_L results? What total capacitance is needed?
- 9.11 Consider the common-emitter amplifier of Fig. Pt. 1 under the following condition. $R_{\text{angl}} \leq k\Omega R_{\text{c}} = 13 k\Omega R_{\text{c}} = 23 k\Omega R_{\text{c}} = 4.7 k\Omega$, $R_t = 5.6 k\Omega$, $V_{\text{ce}} = 5 \text{ V}$. The emitter current can be shown to be $I_E = 0.3$ mA, at which $\beta = 120$. Find the input resistance R_0 and the midhand ρ and R_0 if $C_{C1} = C_{C2} = 1$ µF and $C_f = 20$ µF, find the three break frequencies f_{P1} , f_{P2} , and f_{P3} and an estimate for f_L . Note that R_L has to be taken into account in evaluating f_{C2} .




Figure P9.11

D 9.12 For the amplifier described in Problem 9.11, design the coupling and bypass capacitors for a lower 3-dB frequency of 100 Hz. Design so that the contribution of each of $C_{\rm Cl}$ and $C_{\rm Cl}$ to determining f_t is only 5%

9.13 Consider the circuit of Fig. P9 11. For $R_{\rm ng}=10~\rm k\Omega$, $R_B\equiv R_1||R_2=10~\rm k\Omega$, $r_{\rm nc}=1~\rm k\Omega$, $\beta_0=100$, and $R_{\rm g}=1~\rm k\Omega$, what is the ratio C_E/C_{C1} that makes their contributions to the determination of f_1 equal?

D *9.14 For the common-emitter amplifier of Fig. P9.14, neglect r_0 and assume the current source to be ideal.

(a) Derive an expression for the midband gain.




Figure P9.14

(b) Derive expressions for the break frequencies caused by C_s and C_c .

(c) Give an expression for the amplifier voltage gain A(x).

(d) For $R_{\text{ag}} = R_{\epsilon} = R_{\epsilon} = 10 \text{ k}\Omega$, $\beta = 100$, and l = 1 mA, find the value of the midband gain.

(e) Select values for C_{ε} and C_{ε} to place the two break frequencies a decade apart and to obtain a lower 3-dB frequency of 100 Hz while minimizing the total capacitance.

(f) Sketch a Bode plot for the gain magnitude, and estimate the frequency at which the gain becomes unity.

(g) Find the phase shift at 100 Hz.

9.15 The BJT common-emitter amplifier of Fig. P9.15 includes an emitter degeneration resistance R_s .

(a) Assuming $\alpha \approx 1$, neglecting r_o , and assuming the current source to be ideal, derive an expression for the small-signal voltage gain $A(s) \equiv V_o / V_{sig}$ that applies in the midband and the low-frequency band. Hence find the midband gain A_{ij} and the lower 3-dB frequency f_{ij} .

(b) Show that including R_e reduces the magnitude of A_W by a certain factor. What is this factor?

(c) Show that including R_c reduces f_c by the same factor as in (b) and thus one can use R_c to trade-off gain for bandwidth

(d) For I = 0.25 mA, $R_c = 10$ k Ω , and $C_f = 10$ μ F, find $|A_s|$ and f_L with $R_c = 0$. Now find the value of R_c that lowers f_L by a factor of 5. What will the gain become? Sketch on the same diagram a Bode plot for the gain magnitude for both cases.




Figure P9.15

Section 9.2: Internal Capacitative Effects and the High-Frequency Model of the MOSFET and the BJT

9.16 Refer to the MOSFET aigh-frequency model in Fig 9.6(a). Evaluate the model parameters for an NMOS transistor operating at $I_D=100~\mu\text{A}$, $V_{SB}=1~\text{V}$, and $V_{DS}=1.5~\text{V}$. The MOSFET has $W=20~\mu\text{m}$, $L=1~\mu\text{m}$, $I_{cs}=8~\text{nm}$, $\mu_n=450~\text{cm}^2/\text{Vs}$, $\gamma=0.5~\text{V}^{-2}$, $2\phi_i=0.65~\text{V}$, $\lambda=0.05~\text{V}^{-1}$, $V_0=0.7~\text{V}$, $C_{SM}=C_{AO}=15~\text{fF}$, and $L_{cs}=0.05~\mu\text{m}$. (Recall that $g_{mb}=\chi g_m$, where $\chi=\gamma/(2\sqrt{2-\phi_i+V_{SB}})$.)

9.17 Find f_r for a MOSFET operating at $I_D = 100 \mu A$ and $I_{CD} = 0.2 \text{ V}$. The MOSFET has $C_D = 20 \text{ ff}$ and $C_{DD} = 5 \text{ ff}$

9.18 Starting from the expression of f_t for a MOSFET.

$$f_I = \frac{g_n}{2\pi(C_{g_i} + C_{g_i})}$$

and making the approximation that $C_{\omega} \gg C_{\omega}$ and that the overlap component of C_{ω} is negligibly small, show that

$$f_1 = \frac{1.5}{\pi L} \sqrt{\frac{\mu_n I_D}{2C_m WL}}$$

Thus note that to obtain a high f_T from a given device, it must be operated at a high current. Also note that faster operation is obtained from smaller devices

9.19 Starting from the expression for the MOSFET unity-gain frequency,

$$f_T = \frac{g_m}{2\pi \left(C_g, + C_{g,d}\right)}$$

and making the approximation that $C_o \gg C_o$ and that the over-ap component of C_o is negligibly small, show that for an n channel device

$$f_T = \frac{3\mu_n V_{QI}}{4\pi t^2}$$

Observe that for a given channel length, f_{τ} can be increased by operating the MOSFET at a higher overdrive voltage. Evaluate f_{τ} for devices with $L=1.0~\mu m$ operated at overdrive voltages of 0.25 V and 0.5 V. Use $\mu_{\tau}=450~{\rm cm}^2/{\rm Vs}$.

- 9.20 It is required to calculate the intrinsic gain A_{ℓ} and u_{ℓ} unity-gain frequency f_{T} of an u-channel transistor fabricity in a 0.18- μ m CMOS process for which $L_{ov}=0, 1$ $\mu_{u}=450$ cm²/V.s. and $V_{4}'=5$ V. μ m. The device is operated at $V_{OV}=0.2$ V. Find A_{0} and f_{T} for devices with $L=L_{min}$, $2L_{min}$, $3L_{min}$, $4L_{min}$, and $5L_{min}$, Present your results in a table.
- **9.21** A particular BJT operating at $I_C = 1$ mA has $C_i = |p|$ $C_s = 10$ pF, and $\beta = 100$. What are f_t and f_t for this situation.
- **9.22** For the transistor described in Problem 9.21, t_t includes a relatively constant depletion layer capacitance of 2 pF. If the device is operated at $I_t = 0.2$ mA, what does not I_t become?
- **9.23** An *npn* transistor is operated at $I_1 = 0.5$ mA and $V_{\gamma} = 2$ V. It has $\beta_{\xi} = 100$, $V_{\alpha} = 50$ V, $\tau_{\xi} = 30$ ps. $C_{\phi} = 20$ ff. $\zeta_{\chi} = 30$ ff. $V_{\chi} = 0.75$ V, $m_{\chi \pi r} = 0.5$, and $r_{\chi} = 100 \Omega$. Sketch the complete hybrid- π model, and specify the values of all its components. Also, find f_{γ} .
- **9.24** Measurement of h_k of an npn transistor at 50 MHz shows that $|h_m| = 10$ at $I_C = 0.2$ mA and 12 at $I_C = 1.0$ mA. Furthermore, C_μ was measured and found to be 0.1 pF. Find f_r at each of the two collector currents used. What must τ_r and C_μ be?
- **9.25** A particular small-geometry BJT has f_r of 8 GHz and C_r = 0.1 pF when operated at I_c = 1.0 mA. What is C_r in this startion? Also, find g_n . For β = 160, find r_n and f_{β} .
- **9.26** For a BJT whose unity-gain bandwidth is 2 GHz and $\beta = 200$, at what frequency does the magnitude of h_{μ} become 2^{10} . What is f_B ?
- *9.27 For a sufficiently high frequency, measurement of the complex input impedance of a BJT having (ac) grounded emitter and collector yields a real part approximating r_i . For what frequency, defined in terms of ω_p , is such an estimate of r_i good to within 10% under the condition that $r_i \le r_E / 10$?
- *9.28 Complete the table entries below for transition (a) through (g), under the conditions indicated. Neglecte,

Transistor	I,(mA)	$r_s(\Omega)$	g _m (mA/V)	$r_{\rho}k(\Omega)$	β	f, (MHz)	C _m (pF)	C_(pF)	f, (MHz)
(1)					1-1-8	401			
1		3					2	O.	4
€ }				2 2		4()		+ 54	
(3)	1				0.1	400	2		
())				100	(6.)	2		
(6)					[+)	40)	,		
(4)						56.1	1	Q.	6.5

Section 9.3: High-Frequency Response of the CS and CE Amplifiers

9.29 In a particular common-source amplifier for which the midband voltage gain between gate and drain (i.e., $-g_m R_L'$) is -29 V/V, the NMOS transistor has $C_{gs} = 0.5 \text{ pF}$ and $C_{gd} = 0.1 \text{ pF}$. What input capacitance would you expect? For what range of signal-source resistances can you expect the 3-dB frequency to exceed 10 MHz? Neglect the effect of R_G .

D 9.30 A design is required for a CS amplifier for which the MOSFET is operated at $g_m = 5$ mA/V and has $C_{gx} = 5$ pF and $C_{gd} = 1$ pF. The amplifier is fed with a signal source having $R_{sig} = 1$ k Ω , and R_G is very large. What is the largest value of R'_L for which the upper 3-dB frequency is at least 10 MHz? What is the corresponding value of midband gain and gain-bandwidth product? If the specification on the upper 3-dB frequency can be relaxed by a factor of 3, that is, to (10/3) MHz, what can A_M and GB become?

9.31 Reconsider Example 9.3 for the situation in which the transistor is replaced by one whose width W is half that of the original transistor while the bias current remains unchanged. Find modified values for all the device parameters along with A_M , f_H , and the gain bandwidth product, GB Contrast this with the original design by calculating the ratios of new value to old for $W, V_{OV}, g_m, C_{gi}, C_{gd}, C_{in}, A_M, f_H$, and GB

D 9.32 In a CS amplifier, such as that in Fig. 9.2(a), the resistance of the source $R_{\rm ng}=100~{\rm k}\Omega$, amplifier input resistance (which is due to the biasing network) $R_{\rm m}=100~{\rm k}\Omega$, $C_{\rm go}=1~{\rm pF}$, $C_{\rm sd}=0.2~{\rm pF}$, $g_{\rm m}=3~{\rm mA/V}$, $r_{\rm o}=50~{\rm k}\Omega$, $R_{\rm D}=8~{\rm k}\Omega$, and $R_{\rm L}=10~{\rm k}\Omega$. Determine the expected 3-dB cutoff frequency $f_{\rm H}$ and the midband gain. In evaluating ways to double $f_{\rm H}$, a designer considers the alternatives of changing either $R_{\rm L}$ or $R_{\rm m}$. To raise $f_{\rm H}$ as described, what separate change in each would be required? What midband voltage gain results in each case?

9.33 A discrete MOSFET common-source amplifier has $R_o = 1 \text{ M}\Omega$, $g_m = 5 \text{ mA/V}$, $r_o = 100 \text{ k}\Omega$, $R_D = 10 \text{ k}\Omega$, $C_m = 2 \text{ pF}$, and $C_{ml} = 0.4 \text{ pF}$. The amplifier is fed from a voltage source with an internal resistance of 500 k Ω and is connected to a 10-k Ω load Find

- (a) the overall midband gain $A_{\rm M}$
- (b) the upper 3-dB frequency f_H

9.34 The analysis of the high-frequency response of the common-source amplifier, presented in the text, is based on the assumption that the resistance of the signal source, R_{ng} , is large and, thus, that its interaction with the input capacitance C_{up} produces the "dominant pole" that determines the upper 3-dB frequency f_{HP} . In some situations, however, the CS amplifier is fed with a very low R_{ng} . To investigate the high-frequency response of the amplifier in such a case. Fig. P9.34 shows the equivalent circuit when the CS amplifier is fed with an ideal voltage

source V_{tag} having $R_{\text{rig}} = 0$. Note that C_L denotes the total capacitance at the output node. By writing a node equation at the output, show that the transfer function V_{\circ}/V_{tag} is given by

$$\frac{V_o}{V_{og}} = -g_m R_L' \frac{1 - s(C_{gd}/g_m)}{1 + s(C_L + C_{gd})R_L'}$$

At frequencies $\omega \ll (g_m/C_{gd})$, the sterm in the numerator can be neglected. In such case, what is the upper 3-dB frequency resulting? Compute the values of A_H and f_H for the case: $C_{gd} = 0.4 \, \mathrm{pF}$, $C_L = 2 \, \mathrm{pF}$, $g_m = 5 \, \mathrm{mA/V}$, and $R_L' = 5 \, \mathrm{k}\Omega$.




Figure P9.34

9.35 The NMOS transistor in the discrete CS amplifier circuit of Fig. P9.3 is biased to have $g_m = 1$ mA/V and $r_a = 100$ k Ω . Find A_{AP} If $C_{ex} = 1$ pF and $C_{ext} = 0.2$ pF, find f_{AP}

9.36 A designer wishes to investigate the effect of changing the bias current I on the midband gain and high-frequency response of the CE amplifier considered in Example 9.4. Let I be doubled to 2 mA, and assume that β_0 and f_T remain unchanged at 100 and 800 MHz, respectively. To keep the node voltages nearly unchanged, the designer reduces R_0 and R_0 by a factor of 2, to 50 k Ω and 4 k Ω , respectively. Assume $r_1 = 50 \Omega$, and recall that $V_1 = 100 \text{ V}$ and that C_1 remains constant at 1 pF. As before, the amplifier is fed with a source having $R_{\text{aig}} = 5 \text{ k}\Omega$ and feeds a load $R_1 = 5 \text{ k}\Omega$. Find the new values of A_{M} , f_{R} , and the gain-bandwidth product, A_{M} , A_{R} . Comment on the results. Note that the price paid for whatever improvement in performance is achieved is an increase in power. By what factor does the power dissipation increase?

*9.37 The purpose of this problem is to investigate the high-frequency response of the CE amphifier when it is fed with a relatively large source resistance R_{ng} . Refer to the amplifier in Fig. 9.4 (a) and to its high-frequency, equivalent-circuit model and the analysis shown in Fig. 9.14. Let $R_B \gg R_{ng}$, $r_r \ll R_{ng}$, $R_{ng} \gg r_m$, $g_m R_L^r \gg 1$, and $g_m R_L^r C_\mu \gg C_m$

Under these conditions, show that:

- (a) the midband gain $A_M \simeq -\beta R_L^2/R_{\text{sig}}$
- (b) the upper 3-dB frequency $f_H \simeq 1/2\pi C_\mu \beta R_L^2$
- (c) the gain-bandwidth product $A_M f_H = 1/2\pi C_{\mu} R_{\text{sig}}$

Evaluate this approximate value of the gain-bandwidth product for the case $R_{vg}=25~\mathrm{k}\Omega$ and $C_a=1~\mathrm{pF}$. Now, if the transistor is biased at $I_C=1~\mathrm{mA}$ and has $\beta=100$, find the midband gain and f_R for the two cases $R_L'=25~\mathrm{k}\Omega$ and $R_L'=2.5~\mathrm{k}\Omega$. On

the same coordinates, sketch Bode plots for the gain magnitude versus frequency for the two cases. What f_H is obtained when the gain is unity? What value of R_L' corresponds?

9 38 For a version of the CE amplifier circuit in Fig. P9.11, $R_{\perp} = 10 \text{ k}\Omega$, $R_1 = 68 \text{ k}\Omega$, $R_2 = 27 \text{ k}\Omega$, $R_E = 2.2 \text{ k}\Omega$, $R_C = 4.7 \text{ k}\Omega$, and $R_L = 10 \text{ k}\Omega$. The collector current is 0.8 mA, $\beta = 200$, $f_T = 1 \text{ GHz}$, and $C_{\mu} = 0.8 \text{ pF}$. Neglecting the effect of r_L and r_{σ} , find the midbane voltage gain and the upper 3-dB frequency $f_{\mu\nu}$.

9 39 A particular BJT operating at 2 mA is specified to have $f_7 = 2$ GHz, $C_{\mu} = 1$ pF, $r_r = 100 \Omega$, and $\beta = 120$. The device is used in a CE amplifier operating from a very-low-resistance voltage source.

(a) If the midband gain obtained is -10 V/V, what is the value of f_H ?

(b) If the midband gain is reduced to -1 V/V (by changing R'_L), what f_H is obtained?

9.40 Repeat Example 9.4 for the situation in which the power supplies are reduced to ± 5 V and the bias current is reduced to 0.5 mA. Assume that all other component values and transistor parameter values remain unchanged. Find A_M , f_H , and the gain-bandwidth product and compare to the values obtained in Example 9.4.

*9.41 The amplifier shown in Fig. P9.41 has $R_{ag} = R_t = 1 \text{ k}\Omega$, $R_t = 1 \text{ k}\Omega$, $R_s = 47 \text{ k}\Omega$, $\beta = 100$, $C_\mu = 0.8 \text{ pF}$, and $f_\tau = 600 \text{ MHz}$. Assume the coupling capacitors to be very large.

- (a) Find the dc collector current of the transistor.
- (b) Find g, and r.
- (c) Neglecting r_n , find the midband voltage gain from base to collector (neglect the effect of R_n).
- (d) Use the gain obtained in (c) to find the component of R_m that arises as a result of R_m .
- (e) Find the overall gain at midband.
- (f) Find C ...
- (g) Find $f_{\mu\nu}$




Figure P9 41

*9.42 Figure P9 42 shows a diode-connected transistor we the bias circuit omitted. Utilizing the BJT high-frequency hybric- π -model with $r_i = 0$ and $r_i = \infty$, derive an expression α Z(s) as a function of r_i and C_{σ} . Find the frequency at which we impedance has a phase angle of 45° for the case in which he BJT has $f_T = 400$ MHz and the bias current is relatively high What is the frequency when the bias current is reduced so to $C_{\pi} = C_{\pi}$? Assume $\alpha = 1$




Figure P9 42

Section 9.4: Useful Tools for the Analysis of the High-Frequency Response of Amplifiers

9.43 A direct-coupled amplifier has a low-frequency gain of 40 dB poles at 1 MHz and 10 MHz, a zero on the negative real axis at 100 MHz, and another zero at infinite frequency Express the amplifier gain function in the form of Eqs. (9.51) and (9.62), and sketch a Bode plot for the gain magnitude What do you estimate the 3-dB frequency f_H to be?

9.44 An amplifier with a dc gain of 60 dB has a single-pole high-frequency response with a 3-dB frequency of 0 kHz.

- (a) Give an expression for the gain function A(s).
- (b) Sketch Bode diagrams for the gain magnitude and pass
- (c) What is the gain-bandwidth procuet?
- (d) What is the unity-gain frequency?
- to) If a change in the amplifier circuit causes its transfer motion to acquire another pole at 100 kHz, sketch the resulting gain magnitude and specify the unity-gain frequency. Note that this is an example of an amplifier with a unity-gain pardwidth that is different from its gain bandwidth product.

9.45 Consider an amplifier whose $F_d(s)$ is given by

$$F_{ij}(s) = \frac{1}{\left(1 + \frac{s}{\omega_{Pj}}\right)\left(1 + \frac{s}{\omega_{Pj'}}\right)}$$

with ω_{i_1} , ω_{r_2} and the ratio ω_{i_2} , ω_{i_3} for which value of the 3-dB frequency ω_{i_3} calculated using the doll nant-pole approximation differs from that calculated the root-sum-of-squares formula (Eq. 9.68) by:


- (a) 10%
- (b) 1%
- 9.46 The high-frequency response of a direct-coupled amplifier having a dc gain of -1000 V/V incorporates zeros at ∞ and 10^5 rad/s (one at each frequency) and poles at 10^4 rad/s and 10^6 rad/s (one at each frequency). Write an expression for the amplifier transfer function. Find ω_H using
- (a) the dominant-pole approximation
- (b) the root-sum-of-squares approximation (Eq. 968).

If a way is found to lower the frequency of the finite zero to 10⁴ rad/s, what does the transfer function become? What is the 3-dB frequency of the resulting amplifier?

- 9.47 A direct-coupled amplifier has a dominant pole at 1000 rad/s and three coincident poles at a much higher frequency. These nondominant poles cause the phase lag of the amplifier at high frequencies to exceed the 90° angle due to the dominant pole. It is required to limit the excess phase at $\omega = 10^\circ$ rad/s to 30° (i.e., to limit the total phase angle to -120°). Find the corresponding frequency of the nondominant poles.
- **D 9.48** Refer to Example 9.6. Give an expression for ω_H in terms of C_{gs} , R'_{sig} (note that $R'_{sig} = R_G || R_{sig}$), C_{gd} , R'_{t} , and g_{ge} . If all component values except for the generator resistance R_{sig} are left unchanged, to what value must R_{sig} be reduced in order to raise f_{ge} to 200 kHz?
- **9.49** (a) For the amplifier circuit in Example 96, find the expression for τ_H using symbols (as opposed to numbers). (b) For the same circuit, use the approximate method of the previous section to determine an expression for $C_{\rm in}$ and hence the effective time constant $\tau = C_{\rm in} R'_{\rm arg}$ that can be used to find ω_H as $1/\tau$. Compare this expression of τ with that of τ_H in (a). What is the difference? Compute the value
- **9.50** If a capacitor $C_L = 20$ pF is connected across the output terminals of the amplifier in Example 9.6, find the resulting increase in τ_H and hence the new value of t_H

of the difference and express it as a percentage of 7


- 9.51 A FET amplifier resembling that in Example 9.6, when operated at lower currents in a higher-impedance application, has $R_{\rm sig} = 100 \, \rm k\Omega$, $R_{\rm in} = 1.0 \, \rm M\Omega$, $g_{\rm in} = 2 \, \rm mA/V$, $R_1' = 15 \, \rm k\Omega$, and $C_{\rm gs} = C_{\rm gd} = 1 \, \rm pF$. Find the midband voltage gain $A_{\rm M}$ and the 3-dB frequency $f_{\rm B}$.
- *9.52 Figure P9.52 shows the high-frequency equivalent circuit of a CS amplifier with a resistance R_i connected in the source lead. The purpose of this problem is to show that the value of R_i can be used to control the gain and bandwidth of the amplifier, specifically to allow the designer to trade gain for increased bandwidth.
- (a) Derive an expression for the low-frequency voltage gain (set $C_{\rm gs}$ and $C_{\rm gd}$ to zero).
- (b) To be able to determine ω_H using the open-circuit time-constants method, derive expressions for R_{gi} and R_{gd} .
- (c) Let $R_{\rm sig}=100~{\rm k}\Omega$. $g_m=4~{\rm mA/V}$, $R'_L=5~{\rm k}\Omega$, and $C_{\rm gr}=C_{\rm gd}=1~{\rm pF}$. Use the expressions found in (a) and (b) to determine the low-frequency gain and the 3-dB frequency f_R for three cases: $R_{\rm g}=0~\Omega$, $100~\Omega$, and $250~\Omega$. In each case also evaluate the gain-bandwidth product. Comment.
- 9.53 A common-source MOS amplifier, whose equivalent circuit resembles that in Fig. 9.16(a), is to be evaluated for its high-frequency response. For this particular design, $R_{\rm sig} = 1~{\rm M}\Omega$, $R_G = 4~{\rm M}\Omega$, $R_L' = 100~{\rm k}\Omega$, $C_{\rm gs} = 0.2~{\rm pF}$, $C_{\rm gd} = 0.1~{\rm pF}$, and $g_m = 0.5~{\rm mA/V}$. Estimate the midband gain and the 3-dB frequency.
- 9.54 For a particular amplifier modeled by the circuit of Fig. 9.16(a), $g_m = 5$ mA/V, $R_{\rm sig} = 150$ k Ω , $R_G = 0.65$ M Ω , $R'_L = 10$ k Ω , $C_{gs} = 2$ pF, and $C_{gd} = 0.5$ pF. There is also a load capacitance of 30 pF. Find the corresponding mudband voltage gain, the open-circuit time constants, and an estimate of the 3-dB frequency.
- 9.55 Consider the high-frequency response of an amplifier consisting of two identical stages in cascade, each with an input resistance of 10 k Ω and an output resistance of 2 k Ω . The two-stage amplifier is driven from a 5-k Ω source and drives a



- 1-k Ω load. Associated with each stage is a parasitic input capacitance (to ground) of 10 pF and a parasitic output capacitance (to ground) of 2 pF. Parasitic capacitances of 5 pF and 7 pF also are associated with the signal-source and load connections, respectively. For this arrangement, find the three poles and estimate the 3-dB frequency $f_{\rm P}$.
- 9.56 Consider an ideal voltage amplifier with a gain of 0.9 V/V and a resistance $R = 100 \text{ k}\Omega$ connected in the feedback path—that is, between the output and input terrianals. Use Miller's theorem to find the input resistance of this circuit
- 9.57 An ideal voltage amplifier with a voltage gain of 1000 V/V has a 0.2-pF capacitance connected between its output and input terminals. What is the input capacitance of the amplifier? If the amplifier is fed from a voltage source $V_{\rm sg}$ having a resistance $R_{\rm sg} = 1~\rm k\Omega$, find the transfer function $V_{\rm sg}/V_{\rm rg}$ as a function of the complex-frequency variable s and hence the 3-dB frequency $f_{\rm sg}$ and the unity-gain frequency $f_{\rm sg}$.
- 9.58 The amplifiers listed below are characterized by the descriptor (A, C), where A is the voltage gain from input to output and C is an internal capacitor connected between input and output. For each, find the equivalent capacitances at the input and at the output as provided by the use of Miller's theorem:
- (a) -1000 V/V, 'pF
- (b) -10 V/V, 10 pF
- (c) -1 V V, 10 pF
- (d) +1 V/V, 10 pF
- (e) +10 V/V, 10 pF

Note that the input capacitance found in case (e) can be used to cancel the effect of other capacitance connected from input to ground. In (e), what capacitance can be canceled?

- **9.59** Figure P9 59 shows an ideal voltage amplifier with a gain of +2 V/V (usually implemented with an op amp connected in the noninverting configuration) and a resistance R connected between output and input.
- (a) Using Miller's theorem, show that the input resistance $R_n = -R$.



F gure P9 59

- (b) Use Norton's theorem to replace V_{iij} , R_{iig} , and I_{ii} with a signal current source and an equivalent parallel restance. Show that by selecting $R_{iig} = R$, the equivalent parallel resistance becomes infinite and the current I_{ii} into the load impedance Z_{ii} becomes V_{iig}/R . The circuit then find tions as an ideal voltage-controlled current source with a output current I_{ii} .
- (c) If Z_t is a capacitor C, find the transfer function V, and show it is that of an ideal noninverting integrator

Section 9.5: A Closer Look at the High-Frequency Response of the CS and CE Amplifiers

- **9.60** A CS amplifier that can be represented by the equivalent circuit of Fig. 9.19 has $C_{\rm gr} = 2 \, \rm pF$. $C_L = 2 \, \rm pF$, $g_{\rm w} = 4 \, \rm mA \, V$, and $R_{\rm rig} = R 20 \, \rm k_{\odot}$, the midband gain A_M , the input capacitance $C_{\rm a}$ using the Miltrapproximation, and hence an estimate of the 3-dB trequency.) Also, obtain a better estimate of f_m using Miller's theorem.
- **9.61** A CS amplifier that can be represented by the equivent circuit of Fig. 9.19 has $C_{gg} = 2 \text{ pF}$, $C_{gg} = 0.1 \text{ pF}$, $C_L = 2 \text{ pF}$, $g_m = 4 \text{ mA/V}$, and $R'_{ng} = R'_L = 20 \text{ kH}$ Fad the midband A_{ij} gain, and estimate the 3-dB frequency j_{ij} want the method of open-circuit time constants. Also, give the precentage contribution to τ_{ij} by each of three capacitances. Note that this is the same amplifier considered in Problem 9.60, d you have solved Problem 9.60, compare your results.)
- 9.62 A CS amplifier represented by the equivalent crowt of Fig. 9.19 has $C_{g_0} = 2 \text{ pF}$, $C_{gd} = 0.1$, pF, $C_t = 2 \text{ pF}$, $g_m = 4 \text{ mA/V}$, and $R'_{sig} = R'_t = 20 \text{ k}\Omega$. Find the exact values of f_t , f_{Pl} , and f_{Pl} using Eq. (9.88), and hence estimately. Compare the values of f_P and f_{Pl} to the approximate values obtained using Eqs. (9.94) and (9.95). (Note that this is the same amplifier considered in Problems 9.00 and 9.61, if you have solved either or both of these problems, compare your results.)
- 9.63 A CS amplifier represented by the equivalent circuit of Fig. 9.19 has $C_{gi} = 2$ pF, $C_{gi} = 0.1$ pF, $C_{\ell} = 2$ pF $g_{m} = 4$ mA/V, and $R_{sig} = 20$ k Ω . It is required to find $A_{sc} f_{sc}$ and the gain-bandwidth product for each of the oblowing values of R_{ℓ}' : 5 k Ω , 10 k Ω , and 20 k Ω . Use the approximate expression for f_{c} in Eq. (9.94). However in each case, also evaluate f_{c2} and f_{c3} to ensure that a dominant pole exists, and in each case, state whether the unity-gain frequency is equal to the gain-bandwidth product Present your results in tabular form, and comment on the gain-bandwidth trade-off
- 9.64 A common-emitter amplifier that can be represented by the equivalent or can of Fig. 9.24(a) has $C_{\perp} = 10.4$ $C_{\mu} = 0.3$ pF, $C_{\ell} = 3$ pF, $g_{m} = 40$ mA/V, p = 10.4

 $r_r = 100 \ \Omega$, $R_L' = 5 \ k\Omega$, and $R_{tig} = 1 \ k\Omega$. Find the midband gain A_{Ap} and an estimate of the 3-dB frequency f_H using the Miller approximation. Also, obtain a better estimate of f_H using Miller's theorem

965 A common-emitter amplifier that can be represented by the equivalent circuit of Fig. 9.24(a) has $C_{\pi} = 10 \, \mathrm{pF}$, $C_{\mu} = 0.3 \, \mathrm{pF}$. $C_L = 3 \, \mathrm{pF}$, $g_m = 40 \, \mathrm{mA/V}$, $\beta = 100$, $r_r = 100 \, \Omega$, $R_L = 5 \, \mathrm{k} \Omega$, and $R_{\mathrm{sig}} = 1 \, \mathrm{k} \Omega$. Find the midband gain A_M , and estimate the 3-dB frequency f_H using the method of open-circuit time constants. Also give the percentage contribution to τ_H of each of the three capacitances. (Note that this is the same amplifier considered in Problem 9.64, if you have solved this problem, compare your results.)

9.66 A common-emitter amplifier that can be represented by the equivalent circuit of Fig. 9.24(a) has $C_{\pi} = 10$ pF, $C_{\mu} = 0.3$ pF, $C_{L} = 3$ pF, $g_{m} = 40$ mA/V, $\beta = 100$, $r_{r} = 100 \Omega$, $R_{L}^{*} = 5$ k Ω , and $R_{seg} = 1$ k Ω . Find the midband gain A_{sp} the frequency of the zero f_{P} and the values of the pole frequencies f_{P1} and f_{P2} . Hence, estimate the 3-dB frequency f_{R} (Note that this is the same amplifier considered in Problems 6.64 and 9.65; if you have solved these problems, compare your results.)

*9.67 For the current impror in Fig. P9.67, derive an expression for the current transfer function $I_o(s)/I(s)$ taking into account the BJT internal capacitances and neglecting r_v and r_a . Assume the BJTs to be identical. Observe that a signal ground appears at the collector of Q_z . If the mirror is biased at 1 mA and the BJTs at this operating point are characterized by $f_T = 400$ MHz, $C_D = 2$ pF, and $\beta_0 = \infty$, find the frequencies of the pole and zero of the transfer function




Figure P9.67

9.68 A CS amplifier modeled with the equivalent circuit of Fig 9.25(a) is specified to have $C_{gs}=2$ pF, $C_{gd}=0.1$ pF, $g_m=4$ mA/V, $C_L=2$ pF, and $R_L'=20$ k Ω . Find $A_{so}f_{sdB}$, and f_c

'9.69 It is required to analyze the high-frequency response of the CMOS amplifier shown in Fig. P9.69. The dc bias




Figure P9.69

current is 100 μ A. For Q_1 , $\mu_n C_{ai} = 90 \mu$ A/V², $V_4 = 12.8 \text{ V}$, $W_t L = 100 \mu$ m/1.6 μ m, $C_{sp} = 0.2 \text{ pF}$, $C_{gs} = 0.015 \text{ pF}$, and $C_{sh} = 20 \text{ fF}$. For Q_2 , $C_{gs} = 0.015 \text{ pF}$, $C_{sb} = 36 \text{ fF}$, and $|V_{st}| = 19.2 \text{ V}$. Assume that the resistance of the input signal generator is negligibly small. Also, for simplicity, assume that the signal voltage at the gate of Q_2 is zero. Find the low-frequency gain, the frequency of the pole, and the frequency of the zero.

••9.70 This problem investigates the use of MOSFETs in the design of wideband amplifiers (Steininger, 1990). Such amplifiers can be realized by cascading low-gain stages.

(a) Show that for the case $C_{gt} \ll C_{gt}$ and the gain of the common-source amplifier is low so that the Miller effect is negligible, the MOSFET can be modeled by the approximate equivalent circuit shown in Fig. P9.70(a), where ω_T is the unity-gain frequency of the MOSFEI.

(b) Figure P9.70(b) shows an amplifier stage suitable for the realization of low gain and wide bandwidth. Transistors Q_1 and Q_2 have the same channel length L but different widths W_1 and W_2 . They are biased at the same V_{GS} and have the same f_T . Use the MOSFET equivalent circuit of Fig. P9.70(a) to model this amplifier stage assuming that its output is connected to the input of an identical stage. Show that the voltage gain V_0/V_1 is given by

$$\frac{V_0}{V_i} = -\frac{G_0}{1 + \frac{s}{\omega_r/(G_0 + 1)}}$$

where

$$G_0 = \frac{g_{m1}}{g_{m2}} = \frac{W_1}{W_2}$$




Figure P9.70

- (c) For $L=0.5 \,\mu\text{m}$, $W_2=25 \,\mu\text{m}$, $f_T=12 \,\text{GHz}$, and $\mu_s C_{cs}=200 \,\mu\text{A/V}^2$, design the circuit to obtain a gain of 3 V/V per stage. Bias the MOSFETs at $V_{Os}=0.3 \,\text{V}$. Specify the required values of W_1 and I. What is the 3-dB frequency achieved?
- 9.71 Consider an active-loaded common-emitter amplifier. Let the amplifier be fed with an ideal voltage source V, and neglect the effect of r_i . Assume that the bias current source has a very high resistance and that there is a capacitance C_i present between the output node and ground. This capacitance represents the sum of the input capacitance of the subsequent stage and the inevitable parasitic capacitance between collector and ground. Show that the voltage gain is given by

$$\frac{V_o}{V_i} = -g_m r_o \frac{1 - s(C_{\mu}/g_m)}{1 + s(C_{\nu} + C_{\mu})r_o}$$

If the transistor is biased at $I_c = 200 \,\mu\text{A}$ and $V_A = 100 \,\text{V}$, $C_p = 0.2 \,\text{pF}$, and $C_t = 1 \,\text{pF}$, find the dc gain, the 3-dB frequency, the frequency of the zero, and the frequency at which the gain reduces to unity. Sketch a Bode plot for the gain magnitude.

9.72 A common-source amplifier fed with a low-resistance signal source and operating with $g_m = 2 \text{ mA/V}$ has a unity-gain frequency of 2 GHz. What additional capacitance must be connected to the drain node to reduce f to 1 GHz?

- 9.73 Consider a CS amplifier loaded in a current source we an output resistance equal to r_o of the amplifying transcy. The amplifier is fed from a signal source with $R_{sig} = r_o/2$. The transistor is biased to operate at $g_m = 2$ may at $r_o = 20$ k Ω ; $C_{go} = C_{gd} = 0.1$ pF. Use the Mills approximation to determine an estimate of f_H . Repeat for the following two cases: (i) the bias current I in the entire system is reduced by a factor of 4, and (ii) the bias current I in the entire system is increased by a factor of 4. Remember that test R_{sig} and R_L will change as r_o changes
- 9.74 Use the method of open-circuit time constants to fird t for a CS amplifier for which $g_m = 1.5$ mAN $C_{gs} = C_{gd} = 0.2$ pF, $r_0 = 20$ k Ω , $R_t = 12$ k Ω , dd $R_{sig} = 100$ k Ω for the following cases (a) $C_t = 0$, b $C_L = 10$ pF, and (c) $C_L = 50$ pF. Compare with the value of f_H obtained using the Miller approximation.

Section 9.6: High-Frequency Response of the Common-Gate and Cascode Amphifiers

- 9.75 A CG amplifier is specified to have $C_{ti} = 2 \, \text{f}$. $C_{gd} = 0.1 \, \text{pF}$, $C_L = 2 \, \text{pF}$, $g_{ti} = 4 \, \text{mA/V}$, $R_{tig} = 1 \, \text{k}\Omega$, and $R_L' = 20 \, \text{k}\Omega$. Neglecting the effects of r_o , find the low-frequency gain v_o/v_{tig} , the frequencies of the poles f_g and f_{gg} , and hence an estimate of the 3-dB frequency f_h .
- *9.76 Sketch the high-frequency equivalent circuit of a .8 amplifier fed from a signal generator characterized by V_{uq} and R_{uq} and feeding a load resistance R_t in parallel with a cipultance C_t .
- (a) Show that for $r_o = \infty$ the circuit can be separated into two parts: an input part that produces a pole at

$$f_{p_1} = \frac{1}{2\pi C_s(R_{s10} || r_s)}$$

and an output part that forms a pole at

$$f_{P2} = \frac{1}{2\pi(C_b + C_t)R_t}$$

Note that these are the bipolar counterparts of the MOS expressions in Eqs. (9.109) and (9.110).

- (b) Evaluate f_{P1} and f_{P2} and hence obtain an estimate of f_R for the case $C_R=14$ pF, $C_R=2$ pF, $C_L=1$ sf. $I_C=1$ mA, $R_{\rm aq}=1$ k Ω , and $R_L=10$ k Ω . Also, find $f_T=10$ the transistor.
- *9.77 Consider a CG amplifier loaded in a resistance $R_1 = r_0$ and fed with a signal source having a resistance $R_{mg} = r_0 = 2$. Also set $C_{mg} = C_{mg}$, Use the medical 1-precircuit time constants to show that for $g_m r_0 \gg 1$, the approximately is resided to the MUNITUDE 1.1, the approximately expression

$$f_H = f_T / (g_m r_o)$$

- 9.78 For the CG amplifier in Example 9.12, how much additional capacitance should be connected between the output node and ground to reduce f_H to 300 MHz?
- 9.79 Find the dc gain and the 3-dB frequency of a MOS cascode amplifier operated at $g_m=1\,$ mA/V and $r_o=50\,\mathrm{k}\Omega$. The MOSFETs have $C_{Rs}=30\,$ fF, $C_{Rd}=10\,$ fF, and $C_{db}=10\,$ fF. The amplifier is fed from a signal source with $R_{sig}=100\,$ k Ω and is connected to a load resistance of 2 M Ω . There is also a load capacitance C_L of 40 fF
- *9.80 (a) Consider a CS amplifier having $C_{gd} = 0.2$ pF. $R_{vig} = R_L = 20 \text{ k}\Omega$, $g_m = 4 \text{ mA/V}$, $C_{gs} = 2 \text{ pF}$, and the low-frequency gain A_{so} and estimate f_H using open-circuit time constants. Hence determine the gain-bandwidth product (b) If a CG stage is cascaded with the CS transistor in (a) to create a cascade amplifier, determine the new values of $A_{so} f_{Ho}$ and gain-bandwidth product. Assume R_{so} remains unchanged
- **D 9.81** It is required to design a cascode amplifier to provide a dc gain of 74 dB when driven with a low-resistance generator and utilizing NMOS transistors for which $V_A = 10 \text{ V}$, $\mu_n C_{ox} = 200 \text{ }\mu\text{A/V}^*$. W/L = 50, $C_{gd} = 0.1 \text{ pF}$, and $C_t = 1 \text{ pF}$. Assuming that $R_t = R_o$, determine the overdrive voltage and the drain current at which the MOSFETs should be operated. Find the unity-gain frequency and the 3-dB frequency. If the cascode transistor is removed and R_t remains unchanged, what will the dc gain become?
- **9.82** Consider a bipolar cascode amplifier biased at a current of 1 mA. The transistors used have $\beta = 100$, $r_o = 100 \text{ k}\Omega$, $C_n = 14 \text{ pF}$, $C_H = 2 \text{ pF}$, $C_{cr} = 0$, and $r_r = 50 \Omega$. The amplifier is fed with a signal source having $R_{\text{sig}} = 4 \text{ k}\Omega$. The load resistance $R_t = 2.4 \text{ k}\Omega$. Find the low-frequency gain A_H , and estimate the value of the 3-dB frequency f_H
- *9.83 In this problem we consider the frequency response of the bipolar cascode amplifier in the case that r_p can be neglected
- (a) Refer to the circuit in Fig. 9.31, and note that the total resistance between the collector of Q_1 and ground will be equal to r_{c2} , which is usually very small. It follows that the pole introduced at this node will typically be at a very high frequency and thus will have negligible effect on f_{ij} . It also follows that at the frequencies of interest the gain from the base to the collector of Q_1 , will be $-g_{m1}r_{c2} \approx -1$. Use this to find the capacitance at the input of Q_1 and hence show that the pole introduced at the input node will have a frequency

$$f_{P1} = \frac{1}{2\pi R'(C_{+}+C_{-})}$$

Then show that the pole introduced at the output node will have a frequency

$$f_{P2} \simeq \frac{1}{2\pi R_L(C_L + C_{22} + C_{\mu 2})}$$

- (b) Evaluate f_{P1} and f_{P2} , and use the sum-of-the-squares formula to estimate f_H for the amplifier with I=1 mA, $C_R=5$ pF, $C_{\mu}=5$ pF, $C_{c\pi}=C_L=0$, $\beta=100$, and $r_I=0$ in the following two cases:
- (i) $R_{\rm sig} = 1 \, \mathrm{k}\Omega$
- (ii) $R_{\rm eq} = 10 \text{ k}\Omega$
- **9.84** A BJT cascode amplifier uses transistors for which $\beta = 100$, $V_A = 100$ V, $f_T = 1$ GHz, and $C_{\mu} = 0.1$ pF. It operates at a bias current of 0.1 mA between a source with $R_{\text{sig}} = r_{\text{g}}$ and a load $R_L = \beta r_o$. Let $C_L = C_{cs} = 0$ and find the overall voltage gain at dc, f_H , and f_L .

Section 9.7: High-Frequency Response of the Source and Emitter Followers

- 9.85 A source follower has $g_m = 5$ mA/V, $r_o = 20$ k Ω , $R_{gg} = 20$ k Ω , $R_L = 2$ k Ω , $C_{gg} = 2$ pF, $C_{gg} = 0.1$ pF, and $C_L = 1$ pF. Find A_{AB} R_o , f_P , and f_{H} . Also, find the percentage contribution of each of the three capacitances to the time-constant τ_{H} .
- **9.86** Using the expression for the source follower f_H in Eq. (9.129) show that for situations in which R_{sig} is large and R_L is small,

$$f_{II} = \frac{1}{2\pi R_{\text{sig}} \left[C_{gd} + \frac{C_{gs}}{1 + g_{m}R_{L}'} \right]}$$

- Find f_H for the case $R_{\text{sig}} = 100 \text{ k}\Omega$, $R_L = 1 \text{ k}\Omega$, $r_o = 20 \text{ k}\Omega$, $g_m = 5 \text{ mA/V}$, $C_{gd} = 10 \text{ fF}$, and $C_{gs} = 30 \text{ fF}$.
- **9.87** Refer to Fig. 9.32(b). In situations in which R_{sig} is large, the high-frequency response of the source follower is determined by the low-pass circuit formed by R_{sig} and the input capacitance. An estimate of C_{in} can be obtained by using the Miller approximation to replace C_{gs} with an input capacitance $C_{eq} = C_{gs}(1-K)$ where K is the gain from gate to source. Using the low-frequency value of $K = g_m R_L^2/(1 + g_m R_L^2)$ find C_{eq} and hence C_{in} and an estimate of f_H . Is this estimate higher or lower than that obtained by the method of open-circuit time constants?
- 9.88 For an emitter follower biased at $I_C = 1$ mA and having $R_{mg} = R_t = 1$ k Ω , and using a transistor specified to have $f_T = 2$ GHz, $C_{\mu} = 0.1$ pF, $r_x = 100 \Omega$, $\beta = 100$, and $V_4 = 20$ V, evaluate the low-frequency gain A_M and the 3-dB frequency f_{m} .

***9.89** For the emitter follower shown in Fig. P9.89, find the low-frequency gain and the 3-dB frequency f_B for the following three cases:

(a) $R_{sig} = 1 \text{ k}\Omega$

(b) $R_{\text{arg}}^{\text{re}} = 10 \text{ k}\Omega$

(c) $R_{\rm sig} = 100 \, \text{k}\Omega$

Let $\beta = 100$, $f_T = 400$ MHz, and $C_a = 2$ pF



Figure P9.89

Section 9.8: High-Frequency Response of Differential Amplifiers

9.90 A MOSFET differential amplifier such as that shown in Fig. 9.34(a) is blased with a current source $I=200~\mu\text{A}$. The transistors have W/L=25, $k_n'=200~\mu\text{A}/V^2$, $V_a=200~\text{V}$, $C_{cr}=40~\text{fF}$, $C_{pd}=5~\text{fF}$, and $C_{d8}=5~\text{fF}$. The drain resistors are 20 k Ω each. Also, there is a 100-fF capacitive lead between each drain and ground

- (a) Find V_{ij} , and g_{ij} for each transistor.
- (b) Find the differential gain A_{σ}
- (c) If the input signal source has a small resistance $R_{\rm ng}$ and thus the frequency response is determined primarily by the output pole, estimate the 3-dB frequency $f_{\rm in}$.
- (d) If, in a different situation, the amplifier is ted symmetrically with a signal source of 40 k Ω resistance (i.e., 20 k Ω in series with each gate terminal), use the open-circuit time-constants method to estimate f_{ir} .
- **9.91** The amp iffer specified in Problem 9.90 has R_{ss} = 80 kW and C_{ss} = 0.1 pt. Find the 3-dB frequency of the CNRR
- 9.92 In a particular MOS differential amplifier design, the bias current $I=100~\mu A$ is provided by a single transistor operating at $V_{col} = 0.5$. Vie the $V_{col} = 30$. Via the display capacitance $V_{col} = 0.5$. Vie the $V_{col} = 30$. Via the display capacitance $V_{col} = 0.5$. Which is the frequency of the common-mode gain zero (I_Z) at which A_{col} begins to rise above its line temporary value. To meet a requirement for

reduced power supply, consideration is given to reducing 1 to 0.2 V while keeping I unchanged. Assuming the α source capacitance to be directly proportional to the deva width, what is the impact on f_{I} of this proposed change?

- **9.93** Repeat Exercise 9.27 for the situation in which the bucurrent is reduced to $80~\mu\text{A}$ and R_D is raised to $20~\text{k}\Omega$. Find (d), let R_{sig} be raised from $20~\text{k}\Omega$ to $-00~\text{k}\Omega$. (*Note*: This is a low-voltage, low-power design.)
- 9.94 A BJT differential amplifier operating with a l-riA or rent source uses transistors for which $\beta = 100$, $f_r = 600$ MHz. $C_\mu = 0.5$ pF, and $r_r = 100$ Ω . Fach of the collector resistances to LQ, and r_s is very large. The amplifier is fed in a symmetrical fashion with a source resistance of 10 LQ in series with each of the two input terminals
- (a) Sketch the differential half-circuit and its high-frequency equivalent circuit
- (b) Determine the low-frequency value of the overal cuffer ential gain.
- (c) Use the Miller approximation to determine the input capacitance and hence estimate the 3-dB frequency f_0 and the gain-bandwidth product.
- 9.95 A differential amplifier is biased by a current coace having an output resistance of 1 MM and an output cassource of 1 pF. The differential gain exhibits a dominant pole if 2 MHz. What are the poles of the CMRR?
- 9.96 A current-mirror-oaded MOS differential anolad is biased with a current source l=0.2 mA. The two NV(o transistors of the differential pair are operating at $V_{i,n}=0.2$ V, and the PMOS devices of the mirror are operating at $V_{i,n}=0.2$ V. The Early voltage $V_{i,n}=|V_{i,p}|=10$ V. The tral capacitance at the input node of the mirror is 3.1 pF ard that at the output node of the amplifier is 0.2 pF. Find the 6 value and the frequencies of the poles and zero of the differential voltage gain.
- 9.97 Consider the active-loaded CMOS differential amplier of Fig. 9.37(a) for the case of all transistors operated at the same $|V_{OI}|$ and having the same $|V_A|$. Also let the obscapacitance at the output node (C_L) be four times the obscapacitance at the input node of the current mirror C_L , show that the unity-gain frequency of A_d is $g_m/2\pi C$ by $V_A = 20$ V, $V_{OV} = 0.2$ V, I = 0.2 mA, $C_L = 100$ F, and $C_m = 25$ FF, find the dc value of A_d , and the value of I_{ID} and I_{ID} and sketch a Bode plot for $|A_d|$.

Section 9.9: Other Wideband Amplifier Configurations

9.98 A CS amplifier is specified to have $g_{-} = 20 \text{ ML}$ and $40 \text{ k}\Omega$, $C_{gs} = 2 \text{ pF}$, $C_{gs'} = 0.1 \text{ pF}$, $C_{I} = 1 \text{ pF}$, $R_{se} = 20 \text{ k}\Omega$ and $R_{I} = 40 \text{ k}\Omega$

(a) Find the low-frequency gain A_{ij} , and use open-circ in time constants to estimate the 3-dB frequency / Hence determine the gain-bandwidth product.

(b) If a 500- Ω resistance is connected in the source lead that the new values of $|A_M|$, f_D and the gain-bandwidth product

D 9.99 (a) Use the approximate expression in Eq. (9.161) to determine the gain-bandwidth product of a CS at part er with a source-degeneration resistance. Assume C = 0.1 m. and $R_{\text{sig}} = 10 \text{ k}\Omega$.

(b) If a low-frequency gain of 20 V/V is required, what the corresponds?

(c) For $g_m = 5$ mA/V, $A_0 = 100$ V/V, and $R_L = 20$ ks2 find the required value of R

9.100 For the CS amplifier with a source-degeneration resistance R_o , show for $R_{sig} \gg R_u$ and $R_L = r_o$ that

$$\tau_R \simeq \frac{C_{\rm gs} R_{\rm ing}}{1 + (k/2)} + C_{\rm gd} R_{\rm sig} \left(1 + \frac{A_0}{2 + k} + \epsilon \left(- + \left(- 1 \right) - \frac{1 + k}{2 + k} \right) \right)$$

where $k = g_m R_s$

D.*9.101 It is required to generate a table of $|A_M|$, f_k and f_k versus $k \equiv g_m R_s$ for a CS amplifier with a source-detereration resistance R_k . The table should have entries for $k = 0, 1, 2, \ldots, 15$. The amplifier is specified to have $g_m = 5 \text{ mA/V}$, $r_0 = 40 \text{ k}\Omega$, $R_L = 40 \text{ k}\Omega$, $R_{sig} = 20 \text{ k}\Omega$, $C_{gr} = 2 \text{ pF}$, $C_{gd} = 0.1 \text{ pF}$, and $C_L = 1 \text{ pF}$. Use the formula for T_k given in the statement for Problem 9.100 If $f_k = 2 \text{ MHz}$ is required, find the value needed for R_k and the corresponding value of $|A_M|$.

***9.102** In this problem we investigate the bandwidth extension obtained by placing a source follower between the sumusource and the input of the CS amplifier.

(a) First consider the CS amplifier of Fig. P9.102(a). Show that

$$A_M = -g_m r_o$$

$$\tau_{R} = C_{g_{0}} R_{sig} + C_{g_{0}} [R_{sig} (1 + g_{m} r_{o}) + r_{o}] + C_{\ell} r_{o}$$

where C_L is the total capacitance between the output node and ground Calculate the value of A_M , f_R , and the same bandwidth product for the case $g_m = 1 \text{ mA/V}$, $r_o = 20 \text{ k}\Omega$. $R_{\text{dg}} = 20 \text{ k}\Omega$, $C_{gs} = 20 \text{ fF}$, $C_{gd} = 5 \text{ fF}$, and $C_L = 10 \text{ fF}$.

(b) For the CD-CS amplifier in Fig. P9,102(b), show that

$$I_M = -\frac{r}{1 - \zeta_{rr} + r} \left(\mathcal{Q} / \sqrt{\varepsilon_r} \right)$$




Figure P9 102

$$\begin{split} \tau_{tt} &= \left(\sum_{s=1}^{n} R_{-s} + C_{s,s} \frac{R_{s,s} + r_{-1}}{1 + g_{m}(r_{-1})} + C_{s,s2} \left(\frac{1}{g_{m1}} \right) r_{s4} \right. \\ &+ \left. C_{s,s2} \left[-\frac{1}{g_{s1}} \left(\left\| r_{sr} \right\| \right) \left(1 + g_{m2} r_{-2} \right) + r_{-2} \right] \right. \\ &+ \left. C_{s,s} \right. \end{split}$$

Calculate the values of $A_{AB} = f_{AB}$, and the gain bandwidth product for the same parameter values used in (a). Compare with the results of (a).




Figure P9.103

D *9.103 The transistor in the circuit of Fig. P9 103 have $\beta_0 = 100$, $V_4 = 100$ V, $C_{\mu} = 0.2$ pF, and $C_{\mu e} = 0.8$ pF. At a bias current of 100 μ A, $f_{\tau} = 400$ MHz. (Note that the bias details are not shown.)


(a) Find R_n and the midband gain.

(b) Find an estimate of the upper 3-dB frequency $f_{\mu\nu}$ Which capacitor dominates? Which one is the second most significant?

(Hint, Use the formulas in Example 9.15)

- **D** **9.104 Consider the BiCMOS amplifier shown in Fig. P9.104. The BJT has $|V_{BE}| = 0.7 \text{ V}$, $\beta = 200$, $C_{\mu} = 0.8 \text{ pF}$, and $f_{\tau} = 600 \text{ MHz}$. The NMOS transistor has $V_{\tau} = 1 \text{ V}$. $k_{\pi}' W/L = 2 \text{ mA/V}^2$, and $C_{ss} = C_{cs} = 1 \text{ pF}$.
- (a) Consider the dc bias circuit Neglect the base current of Q_1 , in determining the current in Q_1 . Find the dc bias currents in Q_1 and Q_2 , and show that they are approximately 100 μ A and 1 mA, respectively

- (b) Evaluate the small-signal parameters of Q and Q_1 at their bias points.
- (c) Consider the circuit at midband frequencies. First, determine the small-signal voltage gain V_o/V_c (Note that R_c can be neglected in this process.) Then use Miller's theorem on R_o to determine the amplifier input resistance R_m Finally, determine the overall voltage gain V_o/V_{cm} .
- (d) Consider the circuit at low frequencies Determine the frequency of the poles due to C_1 and C_2 , and hence estimate the lower 3-dB frequency, f_k .
- (e) Consider the circuit at higher frequencies. Use Millers theorem to replace R_0 with a resistance at the input (Theore at the output will be too large to matter.) Use open-circuit time constants to estimate f_{ab}
- (f) To considerably reduce the effect of R_c on R_s and hence on amplifier performance, consider the effect of adding another 10-M12 resistor in series with the existing one and placing a large bypass capacitor between their joint node and ground. What will R_m , A_{40} and f_H become?



9.105 Consider the circuit of Fig. P9.105 for the case $f = 200 \,\mu\text{A}$ and $V_{OV} = 0.2 \,\text{V}$, $R_{ag} = 200 \,\text{k}\Omega$, $R_D = 80 \,\text{k}\Omega$, $C_L = C_L = 1 \,\text{pF}$. Find the deligning, the high frequency poles, and an estimate of f_{HC}




Figure P9.105

9.106 For the amplifier in Fig. 9.41(a), let I = 1 mA, $\beta = 120 / (-200 \text{ MHz})$, and $C_1 = 0.5 \text{ pF}$, and neglect $\ell = 120 / (-200 \text{ MHz})$ and $C_2 = 0.5 \text{ pF}$, and neglect $\ell = 120 / (-200 \text{ MHz})$ and $\ell = 120 / (-200 \text{ MHz})$ having a source resistance $R_1 = -200 / (-200 \text{ MHz})$ and $\ell = -200 / (-200 \text{ MHz})$

9.107 Consider the CD–CG amplifier of Fig. 9.41(c) for the case $g_m = 5$ mA/V, $C_{gs} = 2$ pF, $C_{gd} = 0.1$ pF, C_L (at the output

node) = 1 pF, and $R = R = 20 \text{ k}\Omega$ Neglecting t, find T_p and t

*** 9.108 In each of the six circuits in Fig. P9.108 (p. 800), let $\beta = 100$, $C_a = 2$ pL, and $t_b = 400$ MHz, and neglect t_b and $t_b = 400$ Calculate the midband gain T_b , and the 3-dB frequency T_b .

Section 9.10: Multistage Amplifier Examples

9.109 Use open circuit time constants to obtain an expression for ω_H of the amplifier in Fig. 9.44. Compare to the expression in Eq. (9.176)


9.110 For the CMOS amplifier in Fig. 9.43, whose equivalent circuit is shown in Fig. 9.44, Let $G_m = 1 \text{ mA V}$, $R = 100 \text{ k}\Omega$, C = 0.1 pF, $G_m = 2 \text{ mA V}$, $R = 50 \text{ k}\Omega$, and $G_2 = 2 \text{ pF}$

(a) Find the do gain

(b) Without C_{ij} connected, find the frequencies of the two poles in rad ans per seconds and sketch a Bode plot for the gain magnitude

(c) With C_c connected, find ω_{c2} . Then find the value of C that will result in a unity-gain frequency ω_c at least two octaves below ω_{c2} . For this value of C_c , find ω_{c1} and ω_{c2} and sketch a Bode plot for the gain magnitude

9.111 A CMOS op amp with the topology in Fig. 9.43 has $g_{m1} = g_{r/2} = 1$ mA V, $g_{mb} = 3$ mA V, the total capacitance between node D_2 and ground is 1.2 pF, and the total capacitance between the output node and ground is 3 pF. Find the value of C_C that results in $f_1 = 50$ MHz and verify that f_2 is lower than f_2 and f_{D2}



9.112 Figure P9.112 shows an amplifier formed by cascacing two CS stages. Note that the input bias voltage is not show that had of Q_1 and Q_2 is operated at an overdrive voltage of 0.2 V, and $|V_A| = 10$ V. The transistor capacitances are as to lows: $C_{gs} = 20$ fF, $C_{gd} = 5$ fF, and $C_{db} = 5$ fF.

- (a) Find the de voltage gain.
- (b) Find the input capacitance at the gate of Q_1 , using the Miller approximation
- (c) Use the capacitance in (b) to determine the frequency of the pole formed at the amplifier input. Let $R_{\rm sig}=10~{\rm k}\,\Omega$
- (d) Use the Miller approximation to find the input capacitance of Q_2 and hence determine the total capacitance at the drain of Q_1 .
- of the procedure of the order of the obtain the frequency of the procedure of the interference of the worklades.
- to D ferm no the total capaciting of the output node and hence estimate the frequency of the pole formed at the output node
- (g) Does the amplifier have a dominant pole? If so, at what frequency




Figure P9 112

CHAPTER 10

Feedback

10.7 The Feedback Current Amplifier

(Shunt-Series) 855

	Introduction 803		8.0	Summary of Method 8	f the Feedback	Ana .s
10.1	The General Feedback Structure	804 1	0.9	Determinin	g the Loop Gain	863
10.2	Some Properties of Negative Feedback 803				ty Problem 868	
10.3	The Four Basic Feedback Topologies 814	1	0.11	Effect of Fe Poles 870	eeaback on the	Am. 17
10 4	The Feedback Voltage Ampufer (Series—Shunt) 823	1	10.12 Stability Study Using Bode Plans			
		1	10.13	Frequency	Compensation	884
10.5	The Feedback Transconductance Amp Ifier (Series—Series) 834			Summary	890	
10.6	The Feedback Transresistance Amplifier (Shunt—Shunt) 846			Proplems	890	

IN THIS CHAPTER YOU WILL LEARN

- 1. The general structure of the negative-feedback amplifier and the basic principle that underlies its operation.
- 2. The advantages of negative feedback how these come about and at what cost.
- The appropriate feedback topology to employ with each of the four amphilier types voltage, current, transconductance, and transresistance amplifiers.
- 4 An intuitive and insightful approach for the analysis of practical feedbackamplifier circuits
- 5. Why and how negative-feedback amplifiers can become unstable (i.e., oscillate) and how to design the circuit to ensure stable performance

Introduction

Most physical systems incorporate some form of feedback. It is interesting to note, though, that the theory of negative feedback has been developed by electronics engineers. In his search for methods for the design of amplifiers with stable gain for use in telephone repeaters. Harold Black, an electronics engineer with the Western Electric Company, invented the feedback amplifier in 1928. Since then the technique has been so widely used that it is almost impossible to think of electronic circuits without some form of feedback, either implicit or explicit. Furthermore, the concept of feedback and its associated theory are currently used in areas other than engineering, such as in the modeling of biological systems.

Fredback can be either negative (degenerative) or positive (regenerative). In amplifier design, negative feedback is applied to effect one or more of the following properties.

- 1. Desensitize the gain that is, make the value of the gain less sensitive to variations in the values of circuit components, such as might be caused by changes in temperature.
- 2. Reduce nonlinear distortion that is, make the output proportional to the input (in other words, make the gain constant, independent of signal level).
- 3. Reduce the effect of noise that is, minimize the contribution to the output of unwanted electric signals generated, either by the circuit components themselves, or by extraneous interference.

- 4. Composithe mond and endput test stances, that is, raise or lower the input it is resistances by the selection of an appropriate feedback topology.
- 5. Extend the handwidth of the amplifier.

All of the desirable properties above are obtained at the expense of a ledictain 1.24. It has shown that the gain reduction factor, called the **amount of feedback**, is he factor which the circuit is desensitized, by which the input resistance of a virtage input increased, by which the bandwidth is extended and so or linish off, the production three feedback is to trade off gain for other desirance properties. This charter is desirable study of negative feedback amplituers, their analysis, design, and character shes


Under certain conditions, the negative feedback in an ampatier can become possible such a magnitude as to cause oscillation in fact, in Chapter. Two will study the use of potential back in the design of oscillators and bistable careuits. Here, in this chapter has a conferented in the design of stable amplituers. We shall there to restudy the stable family potential for oscillation.

It should not be implied, nowever, that positive feedback always leads to its abitiet positive feedback is quite useful it, a number of nonregenerative applicant is at the design of active filters, which are studied in Chapter 16.

Before we begin car study of regative feedback, we wish to remind the reader to have already encountered regative feedback. It a number of applications. Almost at occreates (Chapter 2) an proy negative feedback. Another popular application of the eedback is the use of the emitter resistance R to stabilize the bias point of bipoar to tors and to increase the input resistance bondwidth, and linearity of a BH ling field addition, the source follower and the emitter follower both empty of a large amount of regative feedback. The question tien arises about the leed for a formal study of negative feedback will be appreciated by the end of this chapter, the formal study of negative feedback invaluable tool for the analysis and design of electronic circuits. Also, the it sight care is thinking in terms of feedback can be extremely profitable.

10.1 The General Feedback Structure

Figure 10.1 shows the basic structure of a feedback amplifier. Rather than showing a^{-1} and currents, Fig. 10.1. s. a signal-flow diagram, where each of the quantities is consistent either a voltage or a current signal. The open-loop amplifier has a gain A, has is A, as felated to the input A, by






Figure 10.1 General structure of the fee iback empiries. This is a ligital flew derivate and the correspondent either voltage or current signals.

805

The output x_i is fed to the load as well as i a feedback network, which produces a sample of the output. This sample x_j is related to x_j by the feedback factor β_i .

$$x_f = \beta x_o \tag{10.2}$$

The feedback's gnal visis subtracted from the source signal visible in the input to the complete feedback implifier, to produce the signal visible his the input to the basic amplifier,

$$x_i = x_i - x_t \tag{10.3}$$

Here we note that it is this subtraction that makes the feedback negative. In essence, negative feedback reduces the signal that appears at the input of the basic amplifier.

Implicit in the description above is that the source, the load, and the feedback network to not load the basic implifier. That is, the gain 4 does not depend on any of these three networks. In practice this will not be the case, and we shall have to find a method for casting a real circuit into the ideal structure depicted in Fig. 10.1. Figure 10.1 also implies that the forward transmission occurs entirely through the basic amplifier and the reverse transmission occurs entirely through the feedback network.

The gain of the feedback amplifier can be obtained by combining Eqs. (10.1) through (10.3):

$$4 - \frac{\tau}{\tau} = \frac{A}{1 + A\beta} \tag{10.4}$$

The quantity $A\beta$ is called the **loop gain**, a name that follows from Fig. 10.1. For the feedback to be negative, the Loop gain $A\beta$ must be positive, that is, the feedback signal α should have the same sign as α thus resulting in a smaller difference signal α . Equation (10.4) indicates that for positive $A\beta$ the gain with feedback A will be smaller than the open-loop gain A by a factor equal to $1 + A\beta$, which is called the **amount of feedback**.

It, as is the case in many circuits, the loop gain 4β is large, $4\beta \ge 1$, then from Eq. (10.4) it follows that

$$A_f = \frac{1}{\beta} \tag{10.5}$$

which is a very interesting result. The gain of the feedback amplifier is almost entirch deternined by the feedback network. Since the feedback network usually consists of passive components, which usually can be chosen to be as accurate as one wishes, the advantage of negative feecback in obtaining accurate, predictable, and stable gain should be appared to in other words, the overall gain will have very little dependence on the gain of the basic amplifier. It, a desirable property because the gain. It is usually a function of many manufacturing and application parameters, some of which might have wide tolerances. We have seen a dramatic illustration of all of these effects in op-amp circuits in Chapter 2, where the closedloop gain (which is another name for the gain-with feedback) is almost entirely determined by the feedback elements.

Equations (10.1) through (10.3) can be combined to obtain the following express on for the feedback signal x:

$$x_f = \frac{A\beta}{1 + A\beta}x_s \tag{10.6}$$

In earlier chapters, we used the subscript ' s_ig " for quantities associated with the signal source (e.g., and R_i). We did that to avoid confusion with the subscript s_i " which is usually used with H. Is to de no equantities associated with the source term hal of the transistor. At this point, however, it is expected that readers have become saff ciently fan illar with the subject that the possibility of confusion is minimal. Therefore, we will revert to using the simpler subscript safer signal source quantities.

Thus the 4β three see hat x = x, which in plies that the signal x at the input of the amplifier is reduced to almost zero. Thus if a large amount of negative feedback samplifier is reduced to almost zero. Thus if a large amount of negative feedback sample the feedback signal x becomes an almost identical replica of the input striag x and y are the tracking of the two input terminals of and y, amplified the feedback sometimes referred to as the **error signal**. According input differencing circuit is often also called a **comparison circuit** the subschool x and y are y and y are y can be easily determined as

$$x_i = \frac{1}{1 + A\beta} x_i \tag{10}$$

from which we can verify that for $4\beta = 0$, a becomes very small. Observe that region teedback reduces the signal that appears at the input terminals of the basic an patients amount of feedback, $0 + 4\beta n$ As will be seen later, it is this reduction. I imput term results in the increased linearity of the feedback amplifier.

Example 10.1

The noninverting of emplementation shown in Fig. 10.2(a) provides a direct implementation of the feedback loop of Fig. 10.1.




Figure 10.2 (a) A non-inverting op-amp pircuit for Example 10 (b) the circuit in car with the op-amp resect with its equivalent circuit.

We have it falt already seen examples of this landing a resistance R in the emitter of in Charge of a consistance R in the source of a Composition increases the linearity of these implifiers because the same input size r as before, r, and r are row singular thy the amount of feedback.

(a) Assume that the op amp has infinite input resistance and zero output resistance. Find an expression for the feedback factor β .

(b) Find the condition under which the closed-loop gain 1, is almost entirely determined by the feedback network.

(c) If the open-loop gain $A = 10^4$ V/V, find R, R to obtain a closed-loop gain A_i of 10 V V

(d) What is the amount of feedback in decibels"

(e) If $V_s = 1$ V, find V_o , V_f , and V_i .

(f) If A decreases by 20%, what is the corresponding decrease in A_{ij} ?

Solution

(a) To be able to see more clearly the direct correspondence between the circuit in Fig. 10.2(a) and the block diagram in Fig. 10.1, we replace the op amp with its equivalent-circuit model, as shown in Fig. 10.2(b). Since the op amp is assumed to have infinite input resistance and zero output resistance, its model is simply an ideal voltage-controlled voltage source of gain 4. From Fig. 10.2(b) we observe that the feedback network, consisting of the voltage divider (R_1, R_2) , is connected directly to the output and feeds a signal V_f to the inverting input terminal of the op amp. It is important at this point to note that the zero output resistance of the op amp causes the output voltage to be 4.1. irrespective of the values of R_1 and R_2 and of R_L . That is what we meant by the statement that in the block diagram of Fig. 10.1, the feedback network and the load are assumed not to load the basic amplifier. Now we can easily determine the feedback factor β from

$$\beta \equiv \frac{1}{1} = \frac{R_1}{R_1 + R_2}$$

Let's next examine how V_f is subtracted from V_f at the input side. The subtraction is effectively performed by the differential action of the op amp; by its very nature, a differential input amplifier takes the difference between the signals at its two input terminals. Observe also that because the input resistance of the op amp is assumed to be infinite, no current flows in R_i . Thus the value of R_i has no bearing on V_i , or the source "does not load" the amplifier input. Similarly, because of the zero input current of the op amp, V_f will depend only on the ratio R_1/R_2 and not on the absolute values of K_i and K_2 .

(b) The closed-loop gain A_f is given by

$$A_f = \frac{A}{1 + 4\beta}$$

To make A_f nearly independent of A_i we must ensure that the loc p gain $A\beta$ is much larger than unity.

$$\frac{1\beta - 1}{R} \rightarrow 1$$

Since under such a condition,

$$1_{i} = \frac{1}{\beta} = \frac{R_{i} + R_{i}}{R} = 1 + \frac{R_{i}}{R_{i}}$$

the condition can be stated as

(c) For $A = 10^4$ V/V and $A_c = 10$ V V, we see that A = 1, thus we can select R and R to obtain

$$\beta = \frac{1}{4} = 0.1$$

Ex-mp+1c 1 controled

Ims.

$$\frac{1}{3} = +\frac{R}{R} = + - 10$$

which yields

$$R R = 4$$

Amore exact value for the ratio R R can be obtained from

$$4 = \frac{4}{1 - 4}$$

which results in

and.

(d) The amount of feedback is

$$1 + t\beta = \frac{4}{t} = \frac{10^{2}}{10} = 1000$$

which x 60 dB

1.1 For 1 - 1 V

$$1 - 4.1 = 10 + 1 = 0 \ V$$

$$t = \frac{1}{4} - \frac{10}{10} - 0.001$$

Note that if we had used the approximate value of $\beta \approx 11$ we would have obtained $\Gamma = 1.7$ and $\Gamma = 1.7$

(t) If 4 decreases by 20%, thus becoming

the value of 1, becomes

$$4. = \frac{18 \cdot 10^4}{1 + 18 \cdot 10^4 \cdot 0.0999} = 9.9975 \text{ V.V.}$$

that is, it decreases by 0.025%, which is lower than the percentage change in 4 by approximately a factor (1 + 4B)

- 10.1 Repeat Example 10.1, (c) to (f) for A = 100 V/V.

 Ans. (c) 10.11; (d) 20 dB, (e) 10 V, 0.9 V, 0.1 V; (f) 2.44%
- 10.2 Repeat Example 10.1, (c) to (f) for $A_f = 10^3$ V/V. For (e) use $V_s = 0.01$ V. Ans. (c) 1110.1; (d) 20 dB; (e) 10 V, 0.009 V, 0.001 V; (f) 2.44%

10.2 Some Properties of Negative Feedback

The properties of negative feedback were mentioned in the Introduction. In the following, we shall consider some of these properties in more detail.

10.2.1 Gain Desensitivity

he effect of negative feedback on desensitizing the closed-loop gain was demonstrated in Example 10.1, where we saw that a 20% reduction in the gain of the basic amplifier gave rise to only a 0.025% reduction in the gain of the closed-loop amplifier. This sensitivity reduction property can be analytically established as follows.

Assume that β is constant. Taking differentials of both sides of Eq. (10.4) results in

$$dA_f = \frac{dA}{(1+1\beta)^2} \tag{10.8}$$

Dividing Eq. (10.8) by Eq. (10.4) yields

$$\frac{dA_t}{1} = \frac{1}{(1+AB)} \frac{dA}{A} \tag{10.9}$$

which says that the percentage change in T (due to variations in some circuit parameter) is smaller than the percentage change in T by a factor equal to the amount of feedback. For this reason, the amount of feedback $T \leftarrow TD$, is also known as the **desensitivity factor**.

An amplifier with a nominal gain 1 1000 V V exhibits a gain change of 10% as the operating temperature changes from 25 C to 75 C. It it is required to constrain the change to 0.1% by applying negative feedback, what is the largest closed-loop gain possible? If three of these feedback amplifiers are placed in cascade, what overall gain and gain stability are achieved?

Ans. 10 V/V: 1000 V/V, with a maximum variability of 0.3% over the specified temperature range.

10.2.2 Bandwidth Extension

Consider an amplifier whose high-frequency response is characterized by a single policy gain at mid and high frequencies can be expressed as

$$A(s) = \frac{4_{V}}{1 + s/\omega_{H}} \tag{10.10}$$

where A, denotes the milband gain and ω_i is the upper 3-dB frequency. Applicator it ative feedback, with a frequency-independent factor β_i around this amplifier results closed-loop gain $A_j(s)$ given by

$$A_{f}(s) = \frac{A(s)}{1 + \beta A(s)}$$

Substituting for 433 from Eq. (10) (1) results latter a little man pulation, in

$$A_{A}(s) = \frac{A_{A}/(1 + A_{A}\beta)}{1 + s/\omega_{B}(1 + A_{A}\beta)}$$
 (1011)

Thus the feedback anaplitier will have a midband gain of A_M $(1 + A_M\beta)$ and an appear dB frequency ω_M given by

$$\omega_{Hf} = \omega_H (1 + A_M \beta) \tag{10.12}$$

It follows that the upper 3-dB frequency is increased by a factor equal to the amount of feedback.

Similarly, it can be shown that if the open-loop gain is characterized by a dominant is frequency pole giving rise to a lower 3 dB frequency ω_0 , then the feedback amplifier that have a lower 3-dB frequency ω_{to}

$$\omega_{l,f} = \frac{\omega_l}{1 + A_M \beta} \tag{10.13}$$

Note that the amplifier bandwidth is increased by the same factor by which its Tidh acgain is decreased, maintaining the gain bandwidth preduct at a constant value. This parts further illustrated by the Bode Plot in Fig. 10.3.

Finally, note that the action of negative feedback in extending the amplifier handwith should not be surprising. Negative feedback works to minimize the change it gain mate tude, including its change with frequency.

A HAMALA

10.4 Consider the noninverting op-ample result of Example 10.1. Let the open loop gain 4 have a low-frequency value of 10° and a uniform 6-dB octave roboth at high frequencies with a 1 dR frequency of 100 Hz. Find the low-frequency gain and the apper 3-dB frequency of a closed-loop amplified with R = k\Omega and R = 9 k\Omega.

Ans. 9.99 V/V: 100.1 kHz.




Figure 10.3. Application of negative feedback reduces the midband gain, increases f_{μ} , and reduces ℓ , all by the same factor, $(1+A_{\mu}\beta)$, which is equal to the amount of feedback

10.2.3 Interference Reduction

Negative feedback can be employed to reduce the interference in an amplifier or, more precisely, to increase the ratio of signal to interference. However, as we shall now explain this interference-reduction process is possible only under certain conditions. Consider the situation illustrated in Fig. 10.4. Figure 10.4(a) shows an amplifier with gain A₁, an input signal 1 and interference, 1. It is assumed that for some reason this amplifier suffers from interference and that the interference can be assumed to be introduced at the input of the amplifier. The signal-to-interference ratio for this amplifier is

$$SI = I - I_n \tag{10.14}$$

Consider next the circuit in Fig. 10.4(b). Here we assume that it is possible to build another amplifier stage with gain A_2 that does not suffer from the interference problem. It this is the case, then we may precede our original amplifier A_1 by the clean amplifier A_2 and apply negative feedback around the overall cascade of such an amount as to keep the overall gain constant. The output voltage of the circuit in Fig. 10.4(b) can be found by superposition.

$$1 = 1 - \frac{4 \cdot 4}{1 \cdot 1 \cdot 1} + 1 - \frac{A_1}{1 + 4 \cdot 4 \cdot \beta}$$
 (10.5)

Thus the signal to interference ratio at the output becomes

$$\frac{S}{I} = \frac{V}{I} + \frac{1}{2}. \tag{10.16}$$

which is 4 times higher than in the original case

We emphasize once more that the improvement in signal to interference ratio by the application of feedback is possible only if one can precede the interference prone stage




Figure 10.4.1.1 strating the application of regular electrock to in once the scale to a created ampuliers.

by a trelatively interference tree stage. This situation however is not ancount practice. The best example is found in the catout power-amplifier stage of an all amplifier. Such a stage usuary softers from a problem known as power-supply hun. The problem arises because of the large currents that this stage draws from the North supply and the difficulty. I providing adequate power supply I ltering inexpension. The power output stage is required to provide large power gain but ittic or northic gain. We may therefore precede the power output stage by a small sign a anapose provides large voltage gain, and apply a large amount of negative feedback this to the right woltage gain to its original value. Since the small signal amplifier cat how from another, less helty cand hence better regulated power supply it will not a soften the hum problem. The hum of the output will then be reduced by the ahout woltage gain of this added preamplifier.

BIAR CAINS

10.5 Consider a power-output stage with collage gain β = 1 on a part size all 1 × 1 \ and a h in 1 × 1 \ 1 \ v \ Assume that this power stage is preceded by a small-size of stage with gain β = 100 \ V \ and that over it feedback vith β = 1 is applied if β and β it remain an hanged in dithe signal indimensional voltages at the output and hence the improvement in S/f.

Ans. = 1 V; = 0.01 V, 100 (40 dB)




Figure 10.5 Illustrating the application of negative feedback to reduce the nonlinear distortion in amplifiers. Curve (a) shows the amplifier transfer characteristic (vo versus and w thout teedback (surve th) shows the characteristic (v_2 versus v_3) with negative feedback ($\beta = 0.11$) applied

10.2.4 Reduction in Nonlinear Distortion

Curve (a) in Fig. 10.5 shows the transfer characteristic vo versus, of an amplifier. As indicated, the characteristic is piecewise linear, with the voltage gain changing from 1000 to 100 and then to 0. This nonlinear transfer characteristic will result in this amplifier generating a large amount of nonlinear distortion.

The amplifier transfer characteristic can be considerably linearized (i.e., made less nonlinear) through the application of negative feedback. That this is possible should not be too surprising, since we have already seen that negative feedback reduces the dependence of the overall closed-loop amplifier gain on the open-loop gain of the basic amplifier. Thus large changes in open-loop gain (1000 to 100 in this case) give rise to much smaller corresponding changes in the closed-loop gain.

To illustrate, let us apply negative feedback with $\beta = 0.01$ to the amplifier whose open loop voltage transfer characteristic is depicted in Fig. 10.5. The resulting transfer characteristic of the closed-loop amplifier, v_0 versus v_s is shown in Fig. 10.5 as curve (b). Here the slope of the steepest segment is given by

$$= 1 = \frac{1000}{1 + 1000 \times 0.01} = 90.9$$

and the slope of the next segment is given by

$$4_{r_{\perp}} = \frac{100}{1 + 100 + 0.01} = 50$$

Thus the order of magnitude change in slope has been considerably reduced. The price paid of course, is a reduction in voltage gain. Thus if the overall gain has to be restored, a preampl tier should be added. This preamplifier should not present a severe nonlinear distortion problem, since it will be dealing with smaller signals

Finally, it should be noted that negative feedback can do nothing at a lab it any saturation, since in saturation the gain is very small (almost zero) and hence the graph feedback is almost unity

10.3 The Four Basic Feedback Topologies

Based on the quantity to be amplified (voltage or current) and on the desired fem of a tvoltage of current, amplifiers can be a assisted into four categories. These categories are discussed in Chapter 1. In the following, was shall review this amplifier classification of point out the feedback topology appropriate in each case.

10.3.1 Voltage Amplifiers

Voltage amplitiers are interded to an plifty an input voltage signal and privile an convoltage signal. The voltage analytier is essentially a voltage controlled voltage signal is required to be high, and the output resistance is required to be Since the signal source is essentially a voltage source, it is convenient to represent terms of a Theorem equivalent circuit. In a voltage amplifier, the output quantity to rest is the output voltage. It follows that the feedback network should value the voltage, just as a voltage lit follows that the feedback network should value the Theorem represention of the source, the feedback signal vishould be a voltage that can be mixet will a source voltage in series.

The most suitable feedback topology for the voltage amplifier is the voltage-mixing voltage-sampling one shown in Fig. 10.6. Because of the series connection at the input the parallel or shunt connection at the output, this feedback topology is also kn will series—shunt feedback. As will be shown, this topology not only stabilizes the voltage of but also results in a higher input resistance intuitively, a result of the series connected the input) and a lower output resistance untuitively, a result of the parallel connected the output), which are desirable properties for a voltage amplifier.




Figure 10.6 Block diserain at a feedback valtage an patter. Here the appropriate teathers topole. Series shant

The increased input resistance results because V_i , subtracts from V_i , resulting in a smaller signal V_i at the input of the basic amplifier. The lower V_i , in turn, causes the input current to be smaller, with the result that the resistance seen by V_i will be larger. We shall derive a formula for the input resistance of the feedback voltage amplifier in the next section

The decreased output resistance results because the feedback works to keep I as constant as possible. Thus if the current drawn from the amplifier output changes by ΔI , the change ΔV_o in V_o will be lower than it would have been it feedback were not present. Thus the output resistance $\Delta V_o/\Delta I_o$ will be lower than that of the open-loop amplifier. In the following section we shall derive an expression for the output resistance of the feedback voltage amplifier.

Three examples of series-shunt feedback amplifiers are shown in Fig. 10.7. The amplifier in Fig. 10.7(a) is the familiar noninverting op-amp configuration. The feedback network, composed of the voltage divider (R_1, R_2) , develops a voltage V_i , that is applied to the negative input terminal of the op-amp. The subtraction of V_i from V_i is achieved by utilizing the differencing action of the op-amp differential input. For the feedback to be negative, V_i must be of the same polarity as V_3 , thus resulting in a smaller signal at the input of the basic amplifier. To ascertain that this is the case, we follow the signal around the loop, as follows: As V_3 increases, V_4 increases and the voltage divider causes V_4 to increase. Thus the change in V_4 is of the same polarity as the change in V_4 , and the feedback is negative

The second feedback voltage amplifier, shown in Fig. 10.7(b), utilizes two MOSFET amplifier stages in cascade. The output voltage V_o is sampled by the feedback network composed of the voltage divider (R_1, R_2) , and the feedback signal V_o is ted to the source terminal of Q_1 . The subtraction is implemented by applying V_o to the gate of Q_o and V_o to its source, with the result that the signal at this amplifier input $V_o = V_o = V_o = V_o$. To ascertain that the feedback is negative, let V_o increase. The drain voltage of Q_o will decrease, and since this is applied to the gate of Q_o , its drain voltage V_o will increase. The feedback network will then cause V_o to increase, which is the same change in polarity initially assumed for V_o . Thus the feedback is indeed negative.




Figure 10.7 Examples of a contract voltage amplifier. All these circuits on ploy series, shunt feedback. Note that the de bias circuits are only partially shown.



(0)

Figure 10.7 continued

The third example of series shout feedback, shown in Fig. 10.2 contil z_0 () to z_0 with a fraction E of the output of taze e feed back to the gete time z_0 conditioned E. Prome is effected by exploit a source that the input E to the C or p for subtrue E is e E. As is a constant with the potential the feedback of e increases E which is convenient E, with correspondingly increase. Thus E and E is range in the same director is that the feedback is negative

die Jesi:

10.6 For the circuit in Fig. 10.71. Let R = R = K = 1.5, and = 1.5 signall signal analysis fund express to tor the open-ingram $A_1 = 1$, the feedback factor p = 1, and = 1.5 and = 1.5 signal = 1.5 s

$$A_{f} = \frac{g_{m}R_{D}}{1 + g_{m}R_{D}R_{1}/(R_{1} + R_{2})} : \left(1 + \frac{R_{2}}{R_{1}}\right)$$

10.3.2 Current Amplifiers

The reput signal in a current and the researchally a certient, and thus the signal sense is next conveniently represented by its North recursilent, the output quantity of intersection. The feedback network should sample the output exceed just as a current nester measures a current. The feedback signal should be in exceed from so that it has a proceed in small with the source current. Thus the feedback topology most suitable for as from amplifier is the current mixing current-sampling topology, illustrated in his factor of the ause of the parallel for shart, correction at the input, and the series emission.




Figure 10.8 (a) Block diagram of a feedback current amplifier. Here, the appropriate feedback topology is the shunt series. (b) Example of a feedback current amplifier

at the output, this feedback topology is also known as shunt series feedback. As will be shown, this topology not only stabilizes the current gain but also esuits in a lower input resistance, and a higher output resistance, both destrable properties for a current amplifier.

The decrease in input resistance results because the feedback current I subtracts from the input current I_s , and thus a lower current enters the basic current amplifier. This in turn results in a lower voltage at the amplifier input, that is across the current source I. It follows that the input resistance of the feedback current amplifier will be lower than that of the the 1- oop amplifier. We shall derive an expression for R , in Section 10.5

The increase in output resistance is simply a result of the action of negative feedback in keeping the value of T_i as constant as possible. Thus if the voltage across R_i is changed, the result by change in I will be lower than it would have been without the feedback, which my lies that the output resistance is increased. An expression for R, will be derived in Section 10.5

An example of a feedback current annolation is shown in Fig. 10 x to It they stage Q. The output current I is to I outload resoluted sample of I is obtained by placing a small resistance R. In series with P. They developed across R_Q is fed via a large resistance I to the source node of Q. In some correct I that flows through R is subtracted from I at the source node is after imput current I. I. For the feedback to be negative, I in ist have the simple R is a coincidence in I and follow the R is accretion that his is the case we assume an increase in I and follow the R are found the loop. An increase in I causes I to increase and he did not volve, R increase. Since this voltage is applied to the gate of the R channel device R is the cause R and did not decrease. Thus the voltage across R and decrease R the drain current of Q to decrease. Thus the voltage across R and decrease R which will cause I to increase. The is the same polarity assumed in the instancing R verifying that the feedback is indeed negative.

Example 10.2

For the feedback current implifier shown in Fig. 10 Seb. find expressions for the open copion $I=I_{\alpha}/I_{\beta}$, the feedback factor $\beta=(I_{\beta}/I_{\beta})$ and the closed keep gain A=I=I for simplicity neglectine Early effect in Q_1 and Q_2 .




Figure 10.9 Analysis of the fredback current ampoints of Fig. () Subject of turn $f(z) \neq f$ and $\beta = f^{-1}$

Solution

Figure 10.9 shows the circuit prepared for small signal analysis. Some of the analysis is also indicated on the drugram. Since as indicated

$$A = \frac{I_o}{I} = -g_{m2}R_D$$

To obtain β , we observe that I is fed to a current divider formed by R_{ij} and R_{ij} . Since current mixing results in a reduced input resistance, the voltage at the source node of Q_i will be close to zero, and R_{ij} in effect appears in parallel with R_{Mi} , enabling us to obtain β as

$$\beta \equiv \frac{I_f}{I_o} \simeq -\frac{R_M}{R_F + R_M}$$

where the negative sign is a result of the reference directions used for I and I. Note, however, that the loop gain $A\vec{p}$ will be positive as should a ways be the case in a regative feedback amplifier. We can now combine A and β to obtain A_i as

$$1. - \frac{I_o}{I_x} = \frac{g_{m2}R_D}{1 + g_{m2}R_D / \left(1 + \frac{R_f}{R_M}\right)}$$

10.7 For the feedback current ampatier of Fig. 1). S(h) analyzed in Example 10.2, find an approximate expression for the closed loop current gain under the condition that the loop gain is large. Also, state the condition precisely.

Ans
$$1 = 1 + \frac{R}{R}$$
, $z_1, R = 1 + \frac{R}{R}$

10.3.3 Transconductance Amplifiers

In transconductance amplifiers the input signal is a voltage and the output signal is a current. It tellows that the appropriate feedback topology is the voltage-mixing current-sampling topology ill istrated in Fig. 10.10 a. The presence of the series connection at both the input and the output gives this feedback topology the a ternative name series series feedback.

As in the case of the teedback voltage amplifier, the series connection at the input results it an increased input resistance. The sampling of the cutput current results in an increased output resistance. Thus the series series feedback topology provides the transcorductance amplifier with the desirable properties of increased input and output resistances.

Examples of feedback transconductance-amplifiers are shown in Fig. 10.10 (b) and control in Fig. 10.10(b) utilizes a differential amplifier A followed by a CS stage Q. The output current I is fed to R and to a series resistance R, which develops a feedback voltage I. The latter is applied to the positive input terminal of the differential amplifier I. The subtraction of I from I is performed by the differencing action of the differential amplifier input. At this point we must check that I, and I have the same polarity. A positive change in I will result in a regative change at the gate of Q, which in turn causes I to increase. The increase in I results in a positive change in I, which is the same polarity assumed for the change in I verifying that the feedback is negative.

The transconductance amplipties in Fig 10 10cc offlizes a CS amplifier Q_1 in cascade with another CS amplifier, Q. The output current I is fed to R, and to a series resistance




Figure 10.10 as Book field in the feedback trained and other than the other oppositions to prove a series series by the appropriate tendence of the feedback trained objects of the field of the countries.

It at develops a feedback softage I. The latter is fed to the source of Q, has also the input of Q to implement the subtraction, I = I. The reader is argel to that I has the same polarity as I and thus that the feedback is negative

EXERCISE

For the circuit in Eg. 1. 0 b), et the differential amplifier. It have an infinite input resistance. Use small signal analysis to obtain expressions for the open loop gain. If I is the feedbase tactor B = I - I, and the closed-top gain. $A_I = I_0 - I$. If the loop gain is much greater than unit find an approximate expression for A_I . Neglect F_{02} .

Ans.
$$A = A_1 g_{m2}$$
; $\beta = R_F$; $A_f = \frac{A_1 g_{m2}}{1 + A_1 g_{m2} R_F}$; $A_f \approx 1_1 R_2$

10.3.4 Transresistance Amplifiers

In transresistance amplifiers the input signal is current and the output signal is voltage. It follows that the appropriate feedback topology is of the current-mixing, voltage-sampling type, shown in Fig. 10.11(a). The presence of the parallel (or shunt) connection at




Figure 10.11 (a) Block diagram of a feedback transfes state amplifier. Here, the appropriate feedback topology is shant shunt (b) (e) and (d) Examples of feedback transfesistance a up, tiers

both the input and the output makes this feedback topology a so known as shant share feedback.

The shunt connection at the input causes the input resistance to be reduced. The shunt on at the output stabilizes the output voltage and thus causes the output resistance reduced. Thus, the shunt shant topology eatins the transfer stance ampair et with a sable attributes of a low input and a low output resistance.

Three examples of feedback transfesistance amplifiers are shown in Fig. 6. and (d). The circuit in Fig. 10.11(b) utilizes an optamp with a feedback resistance of senses V and provides a feedback current I, that is subtracted from I at the input V see that the feedback is negative, let I increase. The input current V will increase at the voltage of the negative input term hal to rise. In response, the output solution decrease, causing an increase in I, Thus I and I have the same polarity, and that V is negative.

The circuit in Fig. 10 11(c) utilizes a CG stage Q -cascaded with a CS stage Q -back resistor R_0 , senses P and feeds a current P, to the input node, where the same from P taxes place. The reader is urged to show that P and P have the same polarity, P , the feedback is negative.

Finally the BJT feedback transfessistance amplifier in Fig. 10 11(d) at lives at Fig. cascaded with an emitter to lower Q_t . A feedback resistor P_t senses V_t and feedshack, rent V_t to the input node, where it is subtracted from V_t . The reader is urged to show $t \to t$ feedback is indeed negative.

10.9 For the circuit in Fig. 10.11(b), let the optamp have an open loop gain it, a differential injection is stance R_A and a zero output resistance. Analyze the circuit from first principles (c. 36.13) use the feedback analysis approach) to determine $A_A = I - I$. Under what conditions does $A_I = -R_F$?

Ans.
$$A_f = -R_F / \left(1 + \frac{1}{A} + \frac{R_F}{AR_{id}}\right)$$
; $A \gg 1$ and $AR_{id} \gg R_F$

10.3.5 A Concluding Remark

Throughout this section we introduced examples of the four different types of section ampather. However, in order to use the feedback analysis approach, we had to take the ety of approximations. For instance, in Example 10.2, to find β we had to assume the imputing resistance of the closed loop amplifier was very low. Also, in Exercise 11th assumed that $(R_1 + R_2) = R_1$, that is, that the feedback network does not load the amplifier. The need to make such approximations in a seemingly ad hoc manner is ness somewhat disconcerting to the reader. There is, however very good news. Stating next section we will present a systematic approach for the manysis of feedback amplified that takes it to account the various loading effects and thus obstates the need for idapproximations.

10.4 The Feedback Voltage Amplifier (Series-Shunt)

10.4.1 The Ideal Case

As mentioned before, series—shunt is the appropriate feedback topology for a voltage amplifier. The ideal structure of the series—shunt feedback amplifier is shown in Fig. 10 12(a). It consists of a unidate at open soop amplifier (the 4 circuit) and an ideal voltage-sampling, voltage-mixing feedback network (the β circuit). The A circuit has an input resistance R, an open-circuit voltage gain A, and an output resistance R. It is assumed that the source and load resistances have been absorbed inside the 4 circuit (more on this point later). Furthermore, note that the β circuit does not load the A circuit; that is, connecting the β circuit does not change the value of A (defined as $A = V_0/V_t$).




Figure 10.12. The series, shunt feedback amplifier a accal structure, (b) equivalent circuit

The circuit of Fig. 10 12 car exactly follows the clear feedback mode of Fig. 1 I_{max} fore the closed-loop voltage gain A_f is given by

$$A_f = \frac{V_o}{V_c} = \frac{A}{1 + A\beta} \tag{10}$$

The equivalent or cut model of the series shart feedback amplifier is share r. In 17th Observe that R is the open culcuit voltage gain of the feedback an plater R input resistance and R is its output resistance. Expressions for R and R can but as follows.

For R refer to the reput loop of the circuit in Fig. (0.12). The series in x ness, the from T and thus reduces T by a factor equal to the amount of feedback be a fine to the series of
$$V_i = \frac{V}{1 + A\beta}$$

Thus the input current I_i becomes

$$I_t = \frac{V_t}{R_t} = \frac{V_\tau}{(1 + A\beta)R_t} \tag{10.18}$$

Since I is the current drawn from I the input resistance P, can be expressed as

$$R_{if} \equiv \frac{V_{.}}{I_{.}}$$

and using Eq. (10.18) is found to be

$$R_{if} = (1 + A\beta)R_i \tag{1019}$$

Thus as expected, the series mixing feedback results in an increase in the amount of feedback of * 1.5) a mphic desirable profit for a voltage amplifier.

It should be clear from the chove derivation that the increased input resistance is contributed the series mixing and is it dependent of the type of sampling. Thus, the trais, it is taken amplifier which is the other amplifier type in which series mixing is on 7, so also exhibit on increased input resistance even though the feedback network samples is put current (series sampling).

To determine the output resistance R_{ij} of the feedback amplifier in Fig. 10-12 a N_{ij} of $I_{ij} = 0$ and apply a fest voltage i_{ij} between the output terminals, as shown in Fig. 10. The current drawn from V_{ij} is I_{ij} , the output resistance R_{ij} is

$$R_{of} = \frac{V_z}{I_s} \tag{10.20}$$

An equation for the output loop yields

$$I_x = \frac{V_x - AV_t}{R}$$

From the input loop we see that

$$V_i = -V_f$$

Now $V_f = \beta V_c = \beta V_x$; thus,




Figure 10.13 Determiting the output resistance of the feedback amplifier of Fig. 10.12(a): R = 1.7

$$V_{i} = -\beta 1$$

which when substituted in Eq. (10.21) yields

$$I_{x} = \frac{V_{x}(1 + A\beta)}{R_{cc}}$$

Substituting this value of I_x into Eq. (10.20) provides the following expression for R_x ,

$$R_{of} = \frac{R}{1 + A\beta} \tag{10.22}$$

Thus, as expected, the shunt sampling (or voltage sampling) at the output results in a decrease in the amplifier output resistance by a factor equal to the amount of negative feedback, $(1 + A\beta)$, a highly desirable property for a voltage amplifier.


Although perhaps not entirely obvious, the reduction of the output resistance is a result only of the method of sampling the output and does not depend on the method of mixing. Thus, the transistance amplifier, which is the other amplifier type in which shant (or voltage) sampling is employed, will also exhibit a reduced output resistance.


10.4.2 The Practical Case

In a practical series—shunt feedback amplifier, the feedback network will not be an ideal voltage controlled voltage source. Rather, the feedback network is usually resistive and hence will load the basic amplifier and thus affect the values of A, R_c and R. In addition, the source and load resistances will affect these three parameters. Thus the problem we have is as follows. Given a series—shunt feedback amplifier represented by the block diagram of Fig. 10.14(a), find the A circuit and the B circuit.

Our problem essentially involves representing the amplifier of Fig. 10 14(a) by the ideal structure of Fig. 10 12(a). As a first step toward that end we observe that the source and load resistances should be lumped with the basic amplifier. This, together with representing the two port feedback network in terms of its h parameters (see Appendix C), is illustrated in Fig. 10 14(b). The choice of h parameters is based on the fact that this is the only parameter set that represents the feedback network by a series network at port 1 and a parallel network at port 2. Such a representation is obviously convenient in view of the series connection at the input and the parallel connection at the output

Examination of the circuit in Fig. 10 14(b) reveals that the current source h/I represents the forward transmission of the feedback network. Since the feedback network is usually





 $\begin{array}{c|c}
R & S \\
 & R & R & R & R$

A circuit

Figure 10.14 Detection of the field and process for he soles that feathack amplifies the diagram of prescale t and the condition amplifies (b). The circuit in (b) with h_{21} neglected.

passive, its forward it instrussion can be neglected in comparison to the much larger forward transmission of the beste impatier. We will therefore assume that $h_s \stackrel{\text{deffect}}{=} h_s \mid_{has transmission} h_s \mid_{has tr$

Compare the circuit of Fig. 10.14(b) (after eliminating the current source h/I) with the ideal circuit of Fig. 10.12(a). We see that by including h_{11} and h_{12} with the basic amplifier, we obtain the circuit shown in Fig. 10.14(c), which is very similar to the ideal circuit. Now, if the basic amplifier is unilateral (or almost unilateral)—that is it does not contain internal feedback—then the circuit of Fig. 10.14(c) is equivalent to the ideal circuit. It follows then that the A circuit is obtained by augmenting the basic amplifier at the input with the source resistance R_i and the resistance h_{11} of the feedback network, and at the output with the load resistance R_i and the conductance h_{22} of the feedback network.

We conclude that the loading effect of the feedback network on the basic amplifier is represented by the components h_{11} and h_{22} . From the definitions of the h parameters in Appendix C we see that h_{11} is the resistance looking into port 1 of the feedback network with port 2 short-circuited. Since port 2 of the feedback network is connected in shant with the output port of the amplifier, short-circuiting port 2 destroys the feedback. Similarly, h_{22} is the conductance looking into port 2 of the feedback network with port 1 open-circuited since port 1 of the feedback network is connected in series with the amplifier input, open circuiting port 1 destroys the feedback.

These observations suggest a simple rule for finding the loading effects of the feedback network on the basic amplifier. The loading effect is found by looking into the appropriate port of the feedback network while the other port is open-circuited or short-circuited so as to destroy the feedback. If the connection is a shunt one, we short-circuit the port, it it is a series one, we open-circuit it. In Sections 10.5, 10.6, and 10.7 it will be seen that this simple rule applies also to the other three feedback topologies.³

We next consider the determination of \vec{p} . From Fig. 10.14(c), we see that β is equal to h of the feedback network,

$$\beta + h = \frac{V}{V} \tag{10.23}$$

Thus to measure β , one applies a voltage to port 2 of the feedback network and measures the voltage that appears at port 1 while the latter port is open-circuited. This result is intuitively appealing because the object of the feedback network is to sample the output voltage $(1, \pm 1)$ and provide a voltage signal $(V_1 = V_0)$ that is mixed in series with the input source. The series connection at the input suggests that (as in the case of finding the loading effects of the feedback network) β should be to find with port 1 open circuited.

10.4.3 Summary

A summary of the rules for finding the 4 circuit and β for a given series shant feedback amplifier of the form in Fig. 10 (4(a) is given in Fig. 10.15. As for using the feedback for maias in Eqs. (10.79) and (10.22) to determine the input and output resistances, it is important to note that

- 1. R and R are the input and output resistances, respectively of the 4 circuit in Fig. 10.15(a).
- 2. R, and R, are the input and output resistances, respectively, of the feedback amplitier, including R and R (see Fig. 10.14a)




Figure 10.15 summary of the rules for finding the district and planting except assert assert as of the contract of the contrac

3. The actual input and output resistances of the leedback amplifier usually except and R. These are denoted R and R in Fig. 10.14(a) and can be easily determine in

$$R_n = R_d - R_s \tag{10.24}$$

$$R_{\text{out}} = 1 / \left(\frac{1}{R_{-}} - \frac{1}{R_{-}} \right)$$
 (1025)

Example 18.5

Figure 10 16(1) shows an optamp connected in the noninverting configuration. The optamp has an open loop gain μ a differential input resistance R, and an output resistance ℓ . Recall that in our analysis of optamp, include in Chapter 2, we reglected the effects of R cassumed it to be if finite and of ℓ assented it to be zero). Here we wish to use the feedback method to analyze the effect daking both R and ℓ to account Find expressions for R. R, the closed loop gain R. R the input resistance R (see Fig. 10 for and the output resistance R. Also find numerical values, given $\mu = 10^{4}$, $R_{id} = 100 \, k\Omega$, $R_{id} = 1 \, k\Omega$, $R_{id} = 1 \, k\Omega$, and $R_{i} = 10 \, k\Omega$.




Figure 10.16 C reats for Fean ple 10.3

Example 10.3 continued

Solution

We observe that the feedback network consists of R and R. This network samples the output contact and provides a voltage signal factors R (that is maked in letter with the input source).

The circuit can be easily obtained following the rules of Fig. 10.18, and is shown in Fig. 10.165. Observe that the loading effect of the feedback network at the input side is obtained by short circuiting port 2 of the feedback network because it is connected in shunt) and looking into port 1, with the result that $R = R_1 | R_2$. The loading effect of the feedback network at the output side is found in oper or carting port 1 (because it is connected in series) and looking into port 2 with the result that $R_{22} = R_1 + R_2$. For the resulting 4 circuit in Fig. 10.166 or, we can write by it spection

$$4 = \frac{V_o}{V_i} = \mu \frac{R_i \| (R_1 + R_2)}{\{R_L \| (R_1 + R_2)\} + r_o} \frac{R_d}{R_{\cdot d} + R_a + (R_1 || R_1)}$$

For the values given, we find that $A \simeq 6000 \text{ V/V}$.

The circuit for determining β is slower in Fig. 10. 6(c), from which we obtain

$$\beta = \frac{V_f}{V_o} = \frac{R_1}{R_1 + R_2} = 10^{-3} \text{ V/V}$$

The voltage gain with feedback can now be obtained as

$$A_f = \frac{V_o}{V_c} = \frac{A}{1 + 4B} = \frac{6000}{7} = 857 \text{ V/V}$$

The input resistance R determined by the feedback equations is the resistance seen by the external state (see Fig. 10.16a), and is given by

$$R_{if} = R_i(1 + A\beta)$$

where R_i is the input resistance of the A circuit in Fig. 10.16(b):

$$R_t = R_s + R_{td} + (R_1 || R_2)$$

For the values given, $R_i = 1.1 \text{ k}\Omega$, resulting in

$$R_{if} = 111 \times 7 = 777 \text{ k}\Omega$$

This however, is not the resistance asked for What is required is R, indicated in Fig. 10 16(a) To obtain $R_{\rm in}$ we subtract $R_{\rm e}$ from $R_{\rm in}$:

$$R_{\rm m} = R_{if} - R_i$$

For the values given, $R_0 = 739 \text{ k}\Omega$. The resistance R_0 given by the leadback equations is the output resistance of the feedback ampliture including the load resistance R_0 , as indicated in Fig. () 16(1) R_0 is given by

$$R_{of} = \frac{R_o}{1 + A\beta}$$

where R is the output resistance of the socircuit R can be obtained by inspection of Fig. 10 Herman

$$R_o = r_o \parallel R_L \parallel (R_2 + R_1)$$

For the values given, $R_o \approx 667 \Omega$, and

$$R_{of}=\frac{667}{7}=95.3~\Omega$$

The resistance asked for, R_{\perp} , is the output resistance of the feedback implifier excluding R_{\parallel} . From Fig. 10.16(a) we see that

$$R_{of} = R_{out} \parallel R_L$$

Thus

$$R_{\rm out} \approx 100 \ \Omega$$

Example 10.4

As another example of a series, shint feedback amplifier, consider the circuit shown in Fig. 10.7(b) which is repeated in Fig. 10.17(a). It is required to analyze this amplifier to obtain its voltage gain (i, k), input resistance R_{in} , and output resistance R_{in} . Find numerical values for the case $g_{mi} = g_{mi} = 4$ mA/V, $R_1 = R_2 = 10$ k Ω . $R_1 = 1$ k Ω , and $R_2 = 9$ k Ω . For simplicity, neglect r of each of Q_1 and Q_2 .

Solution

We identify the feedback network as the voltage divider (R_1, R_2) . Its loading effect at the input is obtained by short circuiting its part 2 obecause it is connected in shunt with the output. Then, looking into its port 1 we see $|R_2|$ | $|R_2|$. The loading effect at the output is obtained by open-circuiting port 1 of the feedback network (because it is connected in series with the input). Then, looking into port 2, we see $|R_2|$ in series with $|R_2|$. The 4 circuit will therefore be as shown in Fig. 10.17(b). The gain 4 is determined as the product of the gain of $|Q_1|$ and the gain of $|Q_2|$ as follows:

$$A_{1} = \frac{V_{d1}}{V_{1}} = -\frac{R_{D1}}{1/g_{m1} + (R_{1} \parallel R_{2})} = -\frac{g_{m1}R_{D1}}{1 + g_{m1}(R_{1} \parallel R_{2})}$$

$$A_{1} = \frac{1}{V_{o}} = -g_{m2}[R_{D2} \parallel (R_{1} + R_{2})]$$

$$A_{2} = \frac{1}{V_{o}} = -g_{m2}[R_{D2} \parallel (R_{1} + R_{2})]$$

$$A_{3} = \frac{V_{o}}{V_{o}} = -\frac{1}{V_{o}} = -\frac{1}{V_{o}}[R_{D2} \parallel (R_{1} + R_{2})]$$

$$A_{3} = \frac{1}{V_{o}} = -\frac{1}{V_{o}}[R_{D1}g_{m2}[R_{D2} \parallel (R_{1} + R_{2})]$$

For the numerical values given,

$$A = \frac{4 \times 10 \times 4[10 \| (1+9)]}{1+4(1 \| 9)} = 173.9 \text{ V/V}$$

The value of β is determined from the β circuit in Fig. 10.17(c),

$$\beta = \frac{1}{l} = \frac{R}{R + R}$$

For the numerical values given,

$$\beta = \frac{1}{1+9} < 0$$

The closed-loop gain V_a/V_s can now be found as

$$\frac{1}{1} = \frac{1}{1} = \frac{A}{1 + A\beta} = \frac{173.9}{1 + 173.9 \times 0.1} = 9.5 \text{ V/V}$$

Example 10.4 continued




Figure 10.17 (a) Series shim feedback a lipbile for Example 10.4 (b) The 4 circuit, (c) the Beirealt

Incompat resistance is obviously infinite because of the infinite input resistance of the MOSFET. The output resistance R_{out} is obtained as follows,

$$R_{\rm out} = R_{\rm of} = \frac{R}{1 + 1\beta}$$

where R_o is the output resistance of the A circuit. From Fig. 10.17(b).

$$R_0 = R_{D2} \| (R_1 + R_2)$$

= 10 || 10 = 5 k\Operatorname{\Omega}

The amount of feedback is

$$1 + A\beta = 1 + (173.9 \times 0.1) = 18.39$$

Thus.

$$R_{\rm cut} = \frac{5000}{18.39} = 272 \, \Omega$$

which is relatively low given that the open-loop amplifier has $R_0 = 5000 \ \Omega$.

PERSONAL PROPERTY.

- 10.10 If the opening of Example 0.3 ras a uniform 6-dB octave high-frequency to loft with t₁₅ = 1 kHz, find the 3-dB frequency of the closed-loop gain V_o/V_o.
 Ans. 7 kHz
- 10.31 The energy state via to 1/g/s 10 1/l consists of a differential stage followed by an emitter follower with schess the introcable consponent of the schess the introcable consponent of the schess and how to it to de voltage if the output is approximately zero. Then find the values of 4, β, A_f ≡ V_o / V_s, R_m, and R_{out}. Assume that the transistors have β = 100.
 Ans. 85.7 V/V, 0.1 V/V, 8.96 V/V; 191 kΩ, 19.1 Ω




Figure E10.11

10.12 For the series, shunt amplifier in Fig. ,0 °(c), fit d $\neq \beta$, A_1 , R_n , and R_n . Neglect i of Q. Ans, $A = g_m[R_0 \parallel (R_1 + R_2)]$; $\beta = R_1/(R_1 + R_2)$;

$$\mathfrak{t}_f = A/(1+A\beta)\,;\, R_{\mathsf{in}} = (1/g_m)(1+A\beta)$$

$$R_{\text{out}} = [R_D || (R_1 + R_2)]/(1 + A\beta)$$

10.5 The Feedback Transconductance Amplifier (Series-Series)

10.5.1 The Ideal Case

As mentioned in Section 10.3, the series series feedback topology stabilizes f is therefore best suited for transconductance amplifiers, righter 10.18 (a) showed in structure for the series series feedback amplifier of consists of a unlateral per in amplifier (the foreun) and an ideal feedback nework. The foreun has an input tance R is short-circuit transcenductance R if and an output resistance R is short-circuit transcenductance R if and provides a feedback to fact that its subtracted from R in the series input loop. Note that the R circuit probable states subtracted from R in the series input loop. Note that the R circuit probable space to the output loop, and thus disconst load the amplifier output R is in ideal voltage source, that the R circuit does not fact amplifier input. Also observe that while R is a transconductance, R is a transconductance of R in the source and the load resistances have been absorbed inside the forecast more.




Figure 10.18. The series series feech champing of randeal structure objectivelent most

Since the structure of Fig. 10. 8 a) follows the ideal feedback structure of Fig. 10.1, we can obtain the closed-loop gain 4, as

$$4x - \frac{I}{V} = \frac{4}{1 + 4\beta} \tag{10.26}$$

The feedback transconductance amplifier can be represented by the equivalent circuit in Fig. 10.18(b). Note that A_f is the short-circuit transconductance. Because of the series mixing, the input resistance with feedback, R_{ij} , will be larger than the input resistance of the A circuit, R,, by a factor equal to the amount of feedback,

$$R \sim R (1 + 4\beta) \tag{10.27}$$

Recall that the derivation we employed in the previous section to obtain R_{\perp} of the series shunt feedback amplifier did not depend on the method of sampling. Thus it applies equally well to the series-series amplifier we are considering here

Next we consider the output resistance R of the feedback transconductance amplifier From the equivalent circuit in Fig. 10.18(b) we observe that R, is the resistance seen by breaking the output loop (say at OO') and setting V to zero. Thus to find the output resistance R_{of} of the series-series feedback amplifier of Fig. 10.18(a) we reduce V to zero and break the output circuit to apply a test current I_s , as shown in Fig. 10-19

$$R_{of} \equiv \frac{V_x}{I_x} \tag{10.28}$$

In this case, $V_i = -V_f = -\beta I_o = -\beta I_x$. Thus for the circuit in Fig. 10.19 we obtain

$$V_{x} = (I_{x} - AV_{t})R_{o} = (I + A\beta I)R,$$

Hence

$$R_{of} = (1 + A\beta)R \tag{10.29}$$

That is, in this case the negative feedback increases the output resistance. This should have been expected, since the negative feedback tries to make I constant in spite of changes in the output voltage, which means increased output resistance. This result also confirms our earlier observation: The relationship between R_{sf} and R_{s} is a function only of the method of sampling




Figure 10.19. Determining the output resistance R of the series series feedback amplifier

Winds collage shunts sampling reduces the output resistance extrem (senes, su increases it.

We conclude that the series series feedback topology increases both the invalue output resistance. Enighly desirable outcome for a transconductance emploier

10.5.2 The Practical Case

Figure 10.20ca shows a block diagram for a practical series series fee back amplifier. It be able to apply the fee back equations to this amplifier, we have to represent the n = a structure of Fig. 10.18ca. Our objective therefore is to devise a sin-ple method for the a and β . Observe the definition of the amplifier input resistance R and output resistance. It is important to note that these are different from R and R which are determined the feedback equations, as will become clear shortly.

The series-series a uphther of Fig. (1.2) can is recrewn in Fig. 10.20 th with $k_{\rm col}$ shown chosen to the basic amplituer, and the two port feedback network represents a parameters of Appendix Co. This parameter set has been chosen because it is the more that provides a representation of the feedback network with a letter circuit at the output. This is obviously convenient in view of the series contact is imput and output. The liput and output resistances with feedback, R and R are information the diagram.

As we have done in the case of the series shain amphiner, we shall a sume the a terward transitussion through the feedback network is regligible in comparison to through the basic amplifier, and has we can dispense with the vortage source z. (1) (0.2) to Doing this, one r drawing the circuit to include z. and z. with the basic applifier results in the circuit in Fig. 10.20 c). Now if the basic amplifier is unlater. (1) almost unilaterally, then the circuit in Fig. 10.20 c) are seau valent to the local life. (1) Fig. 10.18(a).

It follows that the 4 arcuit is composed of the basic implifier augmented at the ∞ with R and z and augmented if the output with R and z. Since z and z are the resonances looking into ports 1 and 2 respectively, of the fee back network with the other open circuited we see that impute the leading effects of the technick network in the ∞ amplifier follows the rule formulated in Section 10.1. That is, we look into one point increases and short if shunt).

From Fig. 10.2 kg, we see that B is equal to a lot the feedback network.

$$\beta = z_1 - \frac{1}{I} \tag{10.35}$$

This result is intuitively appealing. Recall that in this case the feedback network samples cutput current [i-I], and provides a voltage [I-i] that is mixed in series with raplit source. Again, the series connection at the trip it suggests that β is measured who port I open.

10.5.3 **Summary**

For future reference we present in Fig. 10.51 a.s. in many of the rules for finding 1 a.s. for a given series series feedback amplifier of the type shown in Fig. 10.20cm. Note the R is the input resistance of the filtroin and its infigure existance is R, which can be




Figure 10-20 Der vitten at the Terrest and the Beneuit for series series feedback ampatiers (a) A series series feedback ampatier (b) The critical of (a) with the feedback network represented by its a parameters (c) A secrawing of the critical in (b) with a large ceted.




Figure 10.21 Finding the A circuit and β for the series-series feedback amplifier.

determined by breaking the output loop and coking between 1 and 1' while 1 xxerizero R and R can be used in Eqs. (10.27) and (10.29) to cetermine R and R see Eq. (0.20b). The input and output resistances of the feedback amplifier can then be to 11b, subtracting R, from R_0 and R_1 from R_0 .

$$R_{in} = R_{f} - R_{s} \tag{10.3.}$$

$$R_{\text{out}} = R_{of} - R_L \tag{10.32}$$

Example 14.8

As a first example of a feedback transconductance amplifier, consider the circuit shown in Fig. 10.22(a). This is the same circuit we presented in Fig. 10.10(b) and was the subject of Exercise 10.5. Here, fir generality we not only assume that A has finite input indoutput resistances but include a source resistance R. The objective is to analyze this circuit to determine its closed loop gain $\phi_{L} = 1$, the input resistance of the teachback amplifier R, and the output resistance R_{CR} . The latter is the resistance seen between the two terminals of R_L looking back into the output loop.




Figure 10.22 Circuits for Example 10.5

Solution

First we identify the basic amplifier and the feedback circuit. The basic amplifier consists of the differential amplifier |I| caseaded with the CS PMOS transistor Q_2 . The output current I is sensed by the series

Example 10.5 continued

resistance R. The latter is the feedback network. Fig. 10.22b. It develops a voltage 1, that is mixer in senes with the input loop.

The second step is to ascertain that the feedback is negative. We have already cone this in Section 10.3.

Next we determine an approximate value for 1. If under the assumption that the opposition of the same and set of the same analysis is undertaken, will help its determine at the end whether our analysis is correct. If the oop gain is bound to be much greater than an to then the final 4, should be close to the value initially determined. From the circuit of Eq. 10. Man

$$p = P$$

and thus for large $A\beta$.

$$1_{\tau} = \frac{1}{\beta} = \frac{1}{K_{\tau}}$$

Next, we determine the 4 circuit. Since the feedback network (Fig. 10.22b) is connected in series who both the input and output to ips, we medice a resistance R in each of those loops (which is equivalent saving we include, at the input, the input resistance of the feedback circuit with port 2 open and at the output, the input resistance of the feedback circuit with port 1 open. Doing this, including R and R is the 4 circuit, and replacing 4, and Q, with their small signal models, results in the 4 circuit shown in Fig. 10.22(c). Analysis of this circuit is straightforward:

$$V_{id} = -V_i \frac{R_{id}}{R_{id} + R_i + R_h} \tag{10.33}$$

$$V_{o(2)} = A_1 V_{id} \tag{10.34}$$

$$I_o = -g_{m2}V_{gs2} \frac{r_{o2}}{r_{o2} + R_L + R_F}$$
 (10.35)

Combining these three equations results in

$$A = \frac{I_o}{V_I} = (A_1 g_{m2}) \left(\frac{R_d}{R_{id} + R_i + R_F} \right) \left(\frac{r_{o2}}{r_{o2} + R_I + R_F} \right)$$
 (10.36)

Usually $R_0 \approx (R_0 + R_0)$, $r_0 \approx (R_0 + R_0)$ resulting in the approximate expression for 4

$$A \simeq A g_{m2} \tag{10.3^{\circ}}$$

The input resistance R_i can be found by inspection as

$$R_i = R_s + R_{id} + R_F ag{10.38}$$

The output resistance R_i is found by setting V=0, and breaking the output loop at any location say between D_i and D_i . Thus

$$R_c = r_{o2} + R_I + R_F \tag{10.39}$$

Finally, β can be found from Fig. 10.22(d) as

$$\beta = \frac{V_f}{I_o} = R$$

The loop gain $A\beta$ is thus

$$A\beta = (A|g_{m2}R_F)(\frac{R_F}{R_F + R_F})(\frac{r_S}{r_S + R_F + R_F})$$
 (10.40)

$$= J_1 z_{12} R_F \tag{10.41}$$

With numerical values, one can now obtain the value of $A\beta$ and determine whether it is indeed much greater than unity. We next determine the closed-loop gain

$$A_j = \frac{A}{1 + A\beta}$$

Substituting for A from Eq. (10.37) and for 4β from Eq. (10.41), we have

$$A_{i} = \frac{A_{i}g_{m2}}{1 + A_{1}g_{m}R_{i}}$$

For $A g_{m2}R_k \gg 1$,

$$A_t \simeq \frac{1}{R_t}$$

which is the value we found at the outset

The series mixing raises the input resistance with feedback.

$$R_{\perp} = R_{\perp}(1 + 4\beta)$$

Substituting for R_i from Eq. (10.38) and for $A\beta$ from the full expression in Eq. (10.40), we obtain

$$R_{if} = (R_s + R_{ij} + R_{F})(1 + A\beta)$$

$$= R_s + R_{ij} + R_{F} + A_1 g_{mi} R_{F} R_{ij} \frac{r_{ij}}{r_{ij} + R_{f} + R_{f}}$$

which for $r_{o2} > R_I + R_F$ yields

$$R_{+} = R_{+} + R_{+} + 4 g_{n} R_{+} R_{+}$$

To obtain R_{in} , we subtract R_i from R_i (see Fig. 10.22a)

$$R_{ii} = R_{i} + R_{I} + 4_{i}g_{ii}, R_{i}R_{i}$$

Usually $R_F \ll R_{id}$,

$$R_{i0} = R_{ii} + 4 g_{ij} R_{ij} \tag{10.42}$$

which is an intuitively appealing result. The series mixing at the input raises the input resistance R_i , by a factor equal to the approximate value of $(1+4\beta)$

To obtain R_{\perp} , we note that the series connection at the output raises the output resistance, thus,

$$\begin{split} R_{i,r} &= R \, \left(1 + 4\beta \right) \\ &= r_2 + R_i + R_i \, \right) (1 + 4\beta) \\ &= r_1 + R_i + R_i + 4\beta (r_{i,i} + R_i + R_{i,i}) \end{split}$$

Example 10.5 continued

Substituting for $4\mathcal{L}$ from Eq. (3.40) and making the approximation $R_{cd} \approx (R_c + R_c)$, we write

$$R_{of} \simeq r_{o2} + R_{L} + R_{F} + A_{1}g_{m2}R_{F}r_{o2}$$

To obtain R_{out} , which is the resistance seen by R_0 in the circuit of Fig. 10.22(a), we subtract R_0 from R_{off} .

$$R_{\text{out}} = r_{o2} + R_F + A_1 g_{m2} R_F r_{o2}$$

usually $R_F \ll r_{o2}$, thus,

$$R_{it} \rightarrow (1 + 4 g_{ir}, R_f)$$

which is an intuitively appealing result. The series connection at the output ruses the output resistance of Q_2 (r_{o2}) by a factor equal to the amount of feedback.

Finally, we note that we have del berately solved this problem in great detail to illustrate the becary

Now, for 4 = 200 V/V, $g_{\perp} = 2 \text{ m/V}$ $K_{\perp} = 100 \text{ k}\Omega$, $r_{\parallel} = 20 \text{ k}\Omega_{\perp}$, and assuming that $R = R_{\parallel}$ and $R_{\parallel} = 0$, find he value of A_{\parallel} realized and the input and output resistances of the feedback ranscendictance amplither. If for some reason $g_{\mu \mu}$ drops in value is 50° , what is the corresponding percentage change in A_{f} ?

Ans. 200 Ω ; 4.94 mA/V; 8.1 M Ω ; 1.62 M Ω ; -1.25%

Example 10.6

Because negative cedback extends the amp their bandwidth, it is commonly used in the design of broad band amplifiers. One such amplifier is the MC 1553. Part of the circuit of the MC 1553 is shown it high 10.23(a). The circuit shown (called a feedback triple) is composed of three gain stages with sense series feedback provided by the network composed of R_{EP} , R_{EP} and R_{EP} .

Observe that the feedback network samples the emitter curren I_1 of Q_2 and thas I_2 is the output quartity of the feedback amplifier. However, practically speaking, I_2 is rather difficult to utilize. This usually the collector current of Q_2 . I_1 is taken as the output. This current is of course almost equal to I_2 . I_3 as a transconductance amplifier with I_3 as the output current, the output resistance of interest is that labeled R_{30} in I_{10} 10.23(a). In some applications, I_3 is passed through a load resistance such as R_{C_2} , and the voltage V_2 is taken as the output. Assume that the bias circuit, which is not shown establishes $I_4 = 0.6$ mA, $I_{C_2} = 1$ mA, and $I_{C_3} = 4$ mA. Also assume that for all three transistors $I_{10} = 100$ and $I_{10} = \infty$.

^{*}Ti avoid possible contasion of the BHL current gain β and the feedback factor β , we sometimes use h_{t} it denote the for sister β .

- (a) Anticipating that the loop gain will be large find an approximate expression and value for the closed-loop gain $A_f \equiv I_o/V_x$ and hence for I_c/V_y . Also find V_c/V_y
- (b) Use feedback analysis to find 4, β , 4, V = 1, $R_{\rm in}$, and $R_{\rm but}$. For the calculation of $R_{\rm out}$, assume that r_o of Q_3 is 25 k Ω .

Solution


(a) When $A\beta \ge 1$,

$$A_t = \frac{I_c}{V_c} - \frac{1}{\beta}$$

where the feedback factor β can be found from the feedback network. The feedback network is high lighted in Fig. 10.23(a), and the determination of the value of β is illustrated in Fig. 10.23(b), from which we find

$$\beta = \frac{V_f}{I} = \frac{R_{e2}}{R_{e2} + R_F + R_{F1}} \times R_F,$$

$$= \frac{100}{100 + 640 + 100} \times 100 = 11.9 \ \Omega$$






Figure 10/23 Circuits for Example 10 6

Example 10.6 continued




Figure 10.23 communed

Thus,

$$A_{f} = \frac{1}{\beta}$$

$$= \frac{1}{R_{E2}} \left(1 + \frac{R_{E2} + R_{F}}{R_{F1}} \right)$$

$$= \frac{1}{119} = 84 \text{ mA/V}$$

$$\frac{I_{c}}{V} \approx \frac{I_{o}}{V} = 84 \text{ mA/V}$$

$$\frac{I_{c}}{V} \approx \frac{I_{c}R_{C3}}{V} = -84 \times 0.6 = -50.4 \text{ V/V}$$

the Employing the loading rules give a in Fig. 10.21, we obtain the forcint, hown in Fig. (12 ic) I find $(4.77)^{-1}$. It was first determine the gain of the first stage. This can be written by its pleaser as

$$\frac{|I_{c1}'|}{|I_e'|} = \frac{-\alpha_1(R_{C1})||r_{\pi 2}|}{|r_{\pi 1} + |R_{E1}||_1(R_F + R_{E2})|}$$

Since Q is biased at 0.6 mÅ $\tau=41.7~\Omega$. I ansist of Q is biased as 1 mÅ, this $\tau=h$ $\tau_{c}=1.00~40-2.5~k\Omega$. Substituting these sames together with $m=0.99~k=9~k\Omega/R$. (1.02 R 640 Ω , and $R_{EZ}\approx .00~\Omega$, results in

$$\frac{I_{11}}{V} = -14.92 \text{ V/V}$$

Next, we determine the gash of the second street which can be written by inspection the ting that I has

$$\frac{V_{c2}}{V_{c1}} = -g_{m2} \{ R_{C2} \parallel (h_{fe} + 1) [r_{e3} + (R_{E2} \parallel (R_F + R_{F1}))] \}$$

Substituting $g_{m2} = 40$ mA/V, $R_r = 5$ k Ω , $R_r = 100$, $r_r = 25/4 - 6.25$ Ω , $R_r = 100$ Ω , $R_r = 640$ Ω , and $R_{ES} = 100$ Ω , results in

$$\frac{V_2}{V_1} = 1312 \text{ V V}$$

Finally, for the third stage we can write by inspection

$$\frac{I}{V_2} = \frac{I_{e^3}}{V_h} = \frac{1}{r_{e^3} + (R_{E^2} - (R_e + R_{F_e}))}$$
$$= \frac{1}{6.25 + (100 - 740)} = 10.6 \text{ mA V}$$

Combining the gains of the three stages results in

$$4 = \frac{I_0}{V} = -14.92 \times 131.2 \times 10.6 \times 10^{-3}$$
$$= 20.7 \text{ A.V}$$

The closed-loop gain A, can now be found from

$$A_{t} = \frac{I}{V} = \frac{4}{1 + A\beta}$$
$$= \frac{20.7}{1 + 20.7 + 11.9} = 83.7 \text{ mA V}$$

which we note is very close to the approximate value found in (a) above.

The voltage gain is found from

$$\frac{l}{l} = \frac{-l_e R_{C3}}{l} = \frac{l R_{c3}}{l'} = -4 R_{c3}$$
$$= -83.7 \times 10^{-3} \times 600 = -50.2 \text{ V/V}$$

which is also very close to the approximate value found in (a) above

The input resistance of the teedback amplifier is given by

$$R_n = R_t = R(1 + A\beta)$$

where R_i is the input resistance of the A circuit. The value of R can be found from the circuit in Fig. 10.23(c) as follows:

$$R_{r} = (h_{r_{r}} + 1)[r_{c1} + (R_{F} - (R_{F} + R_{F}))]$$

$$= [3.65 \text{ k}\Omega]$$

Thus

$$R_{\odot} = 13.65(1 + 20.7 \times 11.9) - 3.38 \text{ M}\Omega$$

To determine the output resistance R_{-} , which is the resistance looking into the collector of Q_3 , we face a dilemma. The feedback does not sample I_{-} and thus we cannot employ the feedback formulas directly. Nevertheless, we present a somewhat indirect solution to this problem below. Here we note parenthetically that had Q_{-} been a MOSFET, this problem would not have existed, since $I_{I} = I_{s}$

Since the feedback senses the emitter current I, the output resistance given by the feedback analysis will be the resistance seen in the emitter circuit, say between I and I

$$R_{ij} = R_{ij} + 4\beta$$

Example 10.6 continued

where F_0 can be determined from the 4 circuit in Fig. 10.23(c) by breaking the circuit between Y_{and} . The resistance looking between these two nodes can be found to be

$$R_o = [R_{E2} || (R_F + R_{E1})] + r_{e3} + \frac{R_{C2}}{h_{fe} + 1}$$

which for the values given, yields $R=143.9\,\Omega$. The output resistance R of the feedback amplifier can now be found as

$$R_{of} = R_c(1 + A\beta) = 143.9(1 + 20.7 \times 11.9) = 35.6 \text{ k}\Omega$$

We can now ascathe value of R to obtain an approximate value for R. To do this, we assume that the effect of the feedback is to place a resistance R, $35.6 \, \mathrm{k}\Omega$) in the emitter of Q, and find the output resistance from the equivalent circuit shown in Fig. 10.23(d). This is the output resistance of a BJT with a resistance R, in its emitter and a resistance R, in its base. The formula we have for this (Eq. (8)) does not unfortunately account for a resistance in the base. The formula, however, can be modified, see Problem 10.48) to obtain

$$R_{\text{cut}} = r_{o1} + [R_{of}] (r_{\pi 3} + R_{C2}) \left[1 + g_{m3} r_{o3} \frac{r_{\pi 3}}{r_{\pi 3} + R_{C2}} \right]$$

$$= 25 + [35.6] (0.625 + 5) \left[1 + 160 \times 25 \times \frac{0.625}{0.625 + 5} \right]$$

$$= 2.19 \text{ M}\Omega$$

Thus R_{out} is increased (from r_{o3}) but not by $(1 + A\beta)$.

EXERCISE

D10.14 For the feedback triple in Fig. 10.23(a), and vzed in Example 1.16, modely the value of R -to obtain a closed-loop transconductance I = I' - of approximately 100 in A = V. Assume that the loop gain remains large. What is the new value of R, I' for this value, what is the approximate value of the voltage gain if the output voltage is taken at the collector of Q_2 ?

Ans. 800Ω ; -60 V/V

10.6 The Feedback Transresistance Amplifier (Shunt-Shunt)

10.6.1 The Ideal Case




Figure 10.24 (a) deal structure for the shunt shunt feedback amplifier (b) Equivalent circuit of the amp her n (a)

output voltage I and provides a feedback current I_I that is subtracted from the signal-source current I at the input nodes. Note that the β circuit presents an infinite impedance to the amplifier output and thus does not load the amplifier output. Also, the feedback signal $I_f = \beta V_o$ is provided as an ideal current source, and thus the β circuit does not load the amplifier input. Also observe that while β is a transresistance, β is a transconductance and thus the loop gain 4β is, as expected, a dimensionless quantity. Finally, note that the source and load resistances have been absorbed inside the 4 circuit (more on this later).

Since the structure of Fig. 10 24(a) follows the ideal feedback structure of Fig. 10.1, we can obtain the closed oop gain 4, as

$$4_{r} = \frac{V_{o}}{I_{s}} = \frac{A}{1 + A\beta} \tag{10.43}$$

The feedback transresistance amplifier can be represented by the equivalent circuit in Fig. 10.24(b) Note that 4, is the open-circuit transresistance. To obtain the input resistance R_{ij} , refer to the input side of the block diagram in Fig. 10.24(a). The shunt connection at the input causes the feedback current to subtract from I_r resulting in a reduced current I_i into the 4 circuit,

Substituting $I_f = \beta V_o = \beta A I_t$ and rearranging, results in

$$I_i = \frac{I_c}{1 + A\beta}$$

which indicates that the shund mixing reduces the input furient by the amount of teach. This is of course, a direct application of Eq. (10.7) where in the case of shant r = 1 and r = 1. The input resistance with leadback R = 2 and R = 1.

$$R_{ef} = \frac{V_e}{I_s} = \frac{V_e}{(1 + A\beta)I_e}$$

Substituting for I = R, which is the input resistance of the forcint results in

$$R_{if} = \frac{R_i}{1 + A\beta} \tag{10.44}$$

Thus as expected, the shurt connection at the input lowers the input resistance by equal to the amount of feedback. The lowered input resistance is a velocine result for transfesistance amplifier the lower the input resistance, the easier it is for the signal consequence that feeds the amplifier input.

Turning our attention next to the hitput resistance, we can follow an upprovide darks, that used in the case of the series, shant impurier (Section 10.4) to show that the shank may tron at the output lowers the output it sistance by a factor equal to the amount of feedback.

$$R_{of} = \frac{R_o}{1 + A\beta} \tag{10.45}$$

This a so is a welcome result for the transfesistance ampather as it makes its voltage upportunity in the output voltage will change less as we graw current from the inplication output. I mally note that the smoothee above confection whether at the inplication of put, always reduces the corresponding resistance.

10.6.2 The Practical Case

if gure 10.25 shows a place diagram for a practical shunt shunt feedback amplifier I is able to apply the feedback equations to this amplifier, we have to represent it by fix distribution of Fig. ± 0.24 as thur objective therefore is to devise a simple method for frd is the A circuit and B. Building on the insight we have gained from our study of the sales shunt and series series topologies, we present the method for the shunt shunt case with a




Figure 10.25. 3, ick fluctum for a practical shurt, shint fredbick amortier




Figure 10.26 I have the recount and procure short short feedback amplifier in Fig. 10.25

derivation in Fig. 10.26. As in previous cases, the method of Fig. 10.26 assumes that the basic amp (fier (s undateral (or all) ost so) and that the feedforward transmission through the feedback network is negligibly small.

As indicated in Fig. 10.26, the Terreuit is obtained by including R across the input terminals of the ampuffer and R across its output terminals. The loading effect of the feedback network on the amplifier input is represented by the resistance R and its loading effect at the output is represented by the resistance R and its loading effect at the output is represented by the resistance R and its loading effect at the output is represented by the resistance R and its loading effect at the output is represented by the resistance R is obtained by looking into port 1 of the feedback network shorted (because it is connected in shunt. Similarly, R is found by looking into port 2 white port its shorted (because it is connected in shunt, R in its observe that since the feedback network senses R it is fed by a voltage R, and since it delivers a current R that is mixed in shuil at the input, its port 1 is short-circuited and R is found as R/R, where R is the current that flows through the short circuit.

The open loop resistances R and R are determined from the 4 circuit and are used in Eqs. (1), 44) and (1), 45, to determine R and R. Finally, the resistances R_n and R_n that characterize the feedback amplifier are obtained from R_n and R, by reference to Fig. 10.25 as follows:

$$R_{\perp} = 1 / \left(\frac{1}{R_{\perp}} - \frac{1}{R} \right)$$
 (10.46)

$$R_{\perp} = 1 / \left(\frac{1}{R_{of}} - \frac{1}{R_t} \right)$$
 (10.47)

Example 10.7

Figure 10.27(a) shows a feedback transfesistance amplifier. It is formed by connecting a resistance R is the negative feedback path of a voltage amplifier with gain μ , an input resistance R, and in our put resistance r. The amplifier μ can be implemented with an optimp, a simple differential implifier, using gle-ended inverting amplifier, or, in the limit, a single transistor CE or CS amplifier. The latter case will be considered in Exercise 10.15. Of course, the higher the gain μ , the more ideal the characteristics of the feedback transfesistance amplifier will be simply because of the concount int increase in long gain.




Figure 10-27 (a) A feedback ransfests affect amplifier (b) the β circuit, (e) the 4 circuit

- (a) If the loop gain is large, find an approximate expression for the closed-loop open-circuit transfess-tance of the feedback amplifier.
- (b) Find the A circuit and expressions for A, R_i , and R
- (c) Find expressions for the loop gain, A_1 , R_2 , R_3 , R_4 , and $R_{\rm cut}$
- (d) Find the values of R_i , R_o , A, β , A_i , R_f , R_n , R_m , and R_{out} for the case $\mu = 10^4$ V V, $R_f = \infty$, $r_o = 100 \ \Omega$, $R_F = 10 \ k\Omega$, and $R_s = R_s = 1 \ k\Omega$
- (e) If instead of a current source I_s having a source resistance R=1 k Ω , the amplifier is led from a voltage source V_s having a source resistance R=1 k Ω , find an expression for and the value of the voltage gain V_o/V_s .

Solution

(a) If the loop gain $A\beta$ is large,

$$A_t - \frac{V}{I} = \frac{1}{\beta}$$

where β can be found from the β circuit in Fig. 10.27(b) as

$$\beta = \frac{I_t}{V} = -\frac{1}{R_t} \tag{10.48}$$

Thus

$$\frac{V_s}{I_s} = -R_F$$

Note that in this case the voltage at the input node of the inverting input terminal of μ) will be very close to ground and thus very little, if any, current flows into the input terminal of the amputier. Nearly all of I_s will flow through R_F , resulting in $V_s=0$. If $R_F=-I_sR_F$. This should be reminiscent of the inverting op-amp configuration studied in Section 2.2.

(b) Since the feedback network consists of R_f , the loading effect at the amplifier input and output will simply be R_F . This is indicated in the A circuit shown in Fig. 10.27(c). The open-loop transfesistance A can be obtained as follows:

$$V = IR \tag{10.49}$$

where

$$|R| = |R| ||R_{E}|| R_{\chi} \tag{10.50}$$

$$V = \mu V_{J} \frac{(R_{*} \mid R_{I})}{r + (R_{*} \mid R_{*})}$$
 (10.51)

Combining Eqs. (10.49) and (10.5)) gives

$$1 - \frac{l}{l} = \mu R \frac{(R_l || R_l)}{r + (R_l || R_l)}$$
 (10.52)

The open-loop output resistance can be obtained by inspection of the A circuit with I_i set to 0. We see that $V_{ij} = 0$, and

$$R_{\perp} = r_{\mu} \| R_{\mu} \| R_{\mu} \tag{10.53}$$

c. The loop gain 4β can be obtained by combining Eqs. (10.48) and (10.52),

$$4\beta = \mu \frac{R}{R}, \frac{(R_t \parallel R_t)}{r_1 + (R_t \parallel R_t)}$$

Example 10.7 continued

Observe that although both 4 and β are negative. 1b is positive, a comforting fact confirming that the feedback is negative. Also note that 43 is dimensionless, as it must always be

The closed-loop gain A_{ℓ} can now be found as

$$4. - \frac{1}{1} = \frac{1}{1 + 1/1}$$

Thus

$$4 = \frac{-\mu R_{t} \frac{(R_{F} \parallel R_{L})}{r_{o} + (R_{F} \parallel R_{L})}}{\| + \mu \frac{R_{t}}{R_{F}} \frac{(R_{F} \parallel R_{L})}{r_{o} + (R_{F} \parallel R_{L})}}$$
(10.54)

Note that the condition of $A\beta \ge 1$ which results in $A_f = -R_F$ corresponds to

$$\mu\left(\frac{R_{i}}{R_{F}}\right) \frac{(R_{F} \parallel R_{L})}{r_{o} + (R_{F} \parallel R_{L})} \ge 1 \tag{10.55}$$

The input resistance with feedback, R_{++} s obtained by dividing P_{-} by $(1 + 1\beta)$ with the result

$$R_{ij} = \frac{R}{1 + A\beta}$$

OF

$$\frac{1}{R_{if}} = \frac{1}{R_{i}} + \frac{AB}{R_{i}} = \frac{1}{R_{i}} + \frac{\mu}{R_{F}} \frac{(R_{F} \parallel R_{I})}{r_{o} + (R_{F} \parallel R_{L})}$$

Substituting for R from Eq. (10.50) and replacing $\mu(R_j \mid R_j) \mid - + (R_j \mid R_j) \mid$ by μ' where μ is lower than but usually close to the value of μ , results in

$$R_{\mu} = R_{\mu\nu} || R_{\mu\nu} || R_{\nu\nu} || (R_{\mu\nu} / \mu')$$

The two terms containing R_F can be combined,

$$R_{if} = R_{\epsilon} \| R_{id} \| [R_F / (\mu' + 1)]$$
 (10.56)

Since $R_{if} = R_s \parallel R_{in}$, we see that

$$R_{in} = R_{id} \| [R_F \| (\mu' + 1)]$$

Usually $R_{i,j}$ is large and thus

$$R_{,\alpha} = \frac{R_F}{\mu' + 1} \sim \frac{R_F}{\mu'} \tag{10.57}$$

from which we observe that for large amplifier gain μ , the input resistance will be low. The output resistance with feedback R_{ij} can be found by dividing R_{ij} by $(1+4\beta)$

$$R_{oj} = \frac{R_o}{1 + AB}$$

Thus,

$$\begin{split} \frac{1}{R_{of}} &= \frac{1}{R_o} + \frac{A\beta}{R_o} \\ &= \frac{1}{R_o} + \mu \frac{R_l}{R_F} \frac{(R_F \parallel R_I)}{r_o + (R_F \parallel R_I)R_o} \frac{1}{R_o} \end{split}$$

Substituting for R_a from Eq. (10.53).

$$\begin{split} \frac{1}{R_{ii}} &= \frac{1}{R_{\ell}} + \frac{1}{R_{\ell}} + \frac{1}{r_{i}} + \mu \frac{R_{i}}{R_{\ell}} \frac{1}{r} \\ &= \frac{1}{R_{\ell}} + \frac{1}{R_{r}} + \frac{1}{r_{ii}} \left(1 + \mu \frac{R}{R_{F}}\right) \end{split}$$

Thus.

$$R_{j} = R_{l} \| R_{s} \| \frac{r_{c}}{1 + \mu \frac{R}{R_{s}}}$$

Since, moreover,

$$R_{of} = R_I \parallel R_{out}$$

we obtain for $R_{\rm out}$

$$R_{\text{out}} = R_{\text{t}} \parallel \frac{r_{\text{t}}}{1 + \mu \frac{R}{R_{\text{t}}}}$$

Usually $R_F \gg r_o / [(1 + \mu(R_i / R_i))]$, thus,

$$R_{sat} = \frac{r}{1 + \mu \frac{R_i}{R_i}} - \left(\frac{R_i}{R} \cdot \left(\frac{r_i}{u}\right)\right)$$

from which we see that for large μ , the output resistance will be considerably reduced.

(d) For the numerical values given:

$$R = R_{\perp}, R_{\ell} \parallel R$$

$$= \infty \parallel 10 \parallel 1 = 0.91 \text{ k}\Omega$$

$$R_{\perp} = r_{\parallel}, R_{\ell} \parallel R_{\perp}$$

$$= 0.1 \parallel 10 \parallel 1 = 90 \Omega$$

$$A = \mu R \frac{(R_{\ell}) R_{\ell}}{r_{\perp} + (R_{\ell}) \parallel R_{\ell}}$$

$$= 10^{1} \times 0.91 \times \frac{(10 \parallel 1)}{0.1 + (10 \parallel 1)} = -8198 \text{ k}\Omega$$

$$\beta = -\frac{1}{R_{\ell}} = \frac{1}{10} = -0.1 \text{ mA/V}$$

$$A\beta = 819.8$$

$$A = 820.8$$

$$A_{\ell} = \frac{4}{1 + 4\beta} = \frac{8198}{820.8} = -9.99 \text{ k}\Omega$$

which is very close to the ideal value of $R_T = -10 \text{ k}\Omega$.

$$R_{ii} = \frac{R}{1 + 4\beta} = \frac{910}{820.8} = 111 \Omega$$

$$R_{iii} = \frac{1}{\frac{1}{R_{i}} - \frac{1}{R_{i}}} = \frac{1}{111} - \frac{1}{1000} \approx 111 \Omega$$

Example 10.7 continued

which is very low, a highly desirable property. We also have

$$R_{of} = \frac{R_c}{1 + A\beta} = \frac{\alpha_0}{820.8} = 0.11 \ \Omega$$

$$R_{of} = \frac{1}{1 + A\beta} = \frac{1}{1 + A\beta} = 0.11$$

$$R_{\text{out}} = \frac{1}{\frac{1}{R_{of}} - \frac{1}{R_L}} = \frac{1}{\frac{1}{0.11} - \frac{1}{1000}} = 0.11 \ \Omega$$

which as well is very low, another highly desirable property

te. If the amplifier is 'ed with a voltage source V having a resistance $R_{\rm c}=1~{\rm k}\Omega$, the output voltage can be found from

$$V_o = A_f I_s = A_f \frac{V_s}{R_s}$$

Thus,

$$\frac{V_s}{V_c} = \frac{A_f}{R_c} = -\frac{9.99 \text{ k}\Omega}{1 \text{ k}\Omega} = 9.99 \text{ V/V}$$

10.15 For the transfesistance amplifier in Fig. 10.15, eplace the MOSELT with its equivalence resit model and use feedback analysis to show the following:




Figure E10.15

(a) For large loop gain, which cannot be achieved here) $|1\rangle = 1 - 1 - R$

(b)
$$A_f = \frac{-(R_s \| R_f) g_m(r_o \| R_f)}{1 + (R_s \| R_f) g_m(r_o \| R_f) / R_f}$$

(c) $R_{in} = \frac{R_f}{[1 + g_m(r_o \| R_f)]}$

(d)
$$R_{out} = r_o \| \frac{R_f}{1 + g_m(R_s \| R_f)}$$

(e) For $g_m=5$ mA/V, $r_o=20$ k Ω , $R_f=10$ k Ω , and $R_s=1$ k Ω , find A, β , $A\beta$, A, R, R, R, and R_{out} .

Ans ie 30.3 kΩ, 0.1 mAV, 3.03 - 7.52 kΩ (compare to the ideal value of -10 kΩ), 909 Ω, 6.67 kΩ 226 Ω, 291 Ω, -66 kΩ, 1.66 kΩ

10.6.3 An Important Note

The feedback analysis method is predicated on the assumption that all (or most) of the feed-forward transmission occurs in the basic amplifier and all (or most) of the feedback transmission occurs in the feedback network. The circuit considered in Exercise 10.15 above is simple and can be analyzed directly (i.e., without invoking the feedback approach) to determine 4. In this way we can check the validity of our assumptions. This point is illustrated in Problem 10.58, where we find that for the circuit in Fig. E10.15, all of the feedback transmission occurs in the feedback circuit. Also, as long as g_{ij} is much greater than 1. R_{ij} , the assumption that most of the feedforward transmission occurs in the basic amplifiers is valid, and thus the feedback analysis is reasonably accurate.

10.7 The Feedback Current Amplifier (Shunt-Series)

10.7.1 The Ideal Case

As mentioned in Section 10.3, the shunt series feedback topology is best suited for current amplifiers. The shunt connection at the input reduces the input resistance, making it easier to feed the amplifier with a current signal, the sampling of output current stabilizes I_n , which is the output signal in a current amplifier, and the series connection at the output increases the output resistance, making the cutput current value less susceptible to changes in load resistance.

Figure 10 28(a) shows the ideal structure for the shunt-series feedback amplifier. It consists of a unilateral open-loop amplifier (the 4 circuit) and an ideal feedback network. The A circuit has an input resistance R, a short circuit current gain A = I, I, and an output resistance R. The β circuit samples the short-circuit output current I_i and provides a feedback current I_i that is subtracted from the signal source current I at the input node. Note that the β circuit presents a zero resistance to the output loop and thus does not load the amplifier output. Also, the feedback signal $I = \beta I$ is provided as an ideal current source, and thus the β circuit does not load the amplifier input. Also observe that both A and β are current gains and $A\beta$ is a dimensionless quantity. Finally, note that the source and load resistances have been absorbed inside the A circuit (more on this later).

Since the structure of Fig. 10.28(a) follows the ideal feedback structure of Fig. 10.1, we can obtain the closed-loop current gain A_f as

$$A_f \equiv \frac{I_o}{I_s} = \frac{A}{1 + A\beta} \tag{10.59}$$

The feedback cutrent amplifier can be represented by the equivalent circuit in Fig. 10.28(b)




Figure 10.28 validea structure for the shirt of estible thick emplifier in (a) applifier in (a)

Note that 4, is the short circuit current gain. The input resistance R_i is found by $d_i = R_i$ by $R_i + 4\beta i$, which is a result of the shunt connection at the input. I has

$$R_{if} = \frac{R_i}{1 + dB} \tag{1060}$$

The output resistance I, is the resistance—braned by setting I = 0—breaking the shift circuit output loop, at say OO, and measuring the resistance between the two termins created. Since the series feedback connection always raises resistance, we can obtain $V = \text{multiplying } R_o$ by $(1 + A\beta)$.

$$R_{of} = (1 + A\beta)R_o \tag{10.61}$$

10.7.2 The Practical Case

Figure 10.29 shows a block diagram for a practical shunt, series feedback an pliffer 1 is able to apply the feedback equations to this amplifier, we have to represent it by the restructure of Fig. 10.28(a). Our objective therefore is to devise a simple method for the 4 and β culcuits. Building on the insight we have gained from the study of the first other topologies, we present the method for the shunt, series case without derivation in 4.6.3.) As in previous cases, the method of Fig. 10.30 assumes that the basic amplifier is a lateral (or almost so) and that the feedforward transmission in the feedback network sharing gibly small.




Figure 10-29. Block dragram for a practical shunt series feedback amplifier




Figure 10-30. Find no the ferre at an 1/3 tortre e are it in xing current-sampling (shunt-series) feedback amplifier of Fig. 10 29

As indicated in Fig. 10.30, the 4 circuit is obtained by including R. across the input terminals of the amplifier and R_i in series with its output loop. The loading effect of the feedback network or, the amplifier input is represented by the resistance R_{\perp} , and its loading effect at the emplifier output is represented by resistance R_{+} . The value of R_{+} is obtained by lookthg into port 1 of the feedback network while its port 2 is open-circuited (because it is connected in series). The value of R_{ij} is obtained by looking into poil 2 of the feedback network while its pert 1 is short circuited (because it is connected in shint). Finally, we that since the feedback network senses x_i it is fed by a current I, and since tide x_i extremt I, that is mixed in shunt at the input, its port 1 is short circuited and p is that I where I is the current than flows through the short circuit

The open-loop resistances R and R are determined from the A credit as A to Coserve that P is found by breaking the output loop at say A and A and A can take between A and A. Resistances A and A are then used in A so A to A to respectively to determine A and A and A to that characterized the feedback amplifier are obtained from A, and A, by reference to A and follows:

$$R_{\rm in} = 1 / \left(\frac{1}{R_{.f}} - \frac{1}{R_{.}} \right) \tag{10.62}$$

$$R = R_{af} - R_L \tag{10.63}$$

Example 10.

Figure 10.31 shows a feedback current amplifier formed by cascading an inverting voltage amplifier μ with a MOSFET Q. The output current I is the drain current of Q. The feedback retwo k, consisting of resistors R and R_2 , senses an exactly equal current, namely, the source current of Q and provides a feedback current signal that is mixed with I at the input node. Note that the bias arrangement is not shown.




Figure 10.31 Circuit for Example 10.8




Figure 10-31 continued

Example 10.8 continued

The amplifier u can be implemented in a variety of ways, including by means of an apamped the ferential amplifier, or a single ended inverting amplifier. The simplest approach is to implement, with a CS MOSELT amplifier allowever in such a case the roop of mixed some mixed v_0 , at that the amplifier u has an aput resistance R_0 an open circuit voltage cain u and an experience resistance r_{a1} .

- (a) If the loop cam is large, find in approximal elevpression for the closed-loop gain 4 1/1/1
- (b) Find the A circuit and derive expressions for A, R, and R.
- (c) Give expressions for $A\beta$, A_j , R_{ij} , R_{in} , R_{oj} , and R_{out}
- (d) Find numerical values for $4/\rho$, $4/\rho$, $4/\rho$, $4/\rho$, $1/\rho$,

Solution

(a) When the loop gain 4,3 1, 1 1 3 To determine 3 refer to Fig. (c. 31) by

$$\beta = \frac{I_f}{I_0} = -\frac{R_1}{R_1 + R_2} \tag{10.64}$$

Thus.

$$A_f = \frac{1}{\beta} = -\left(1 + \frac{R_2}{R_1}\right) \tag{10.65}$$

To see what happens in this case more clearly refer to Fig. 10.3 here we have assumed the option to be large so that I=0 and thus I=I. Also not then he mise I=0. It will be close to zero. Thus, we can easily determine the voltage at the solute of P is I=R=IR. The numeritation of P with then be I=R=R. The source current of Q will be I=R=R=R which means that the half I=R=R will be

$$I = I + \frac{R}{R}$$

which confirms the expression for A_f obtained above (Eq. 10.65).

In To obtain the 4 circuit we load the input side of the basic amplities with R and R. The later in this case is simply $R \to R$ (because port 2 of the feedback network is opened. We also on the output of the basic amplifier with R is which in this case is R + R is (because port 1 of the feedback network is shorted). The resulting forcem is shown in Fig. 10. Flid), where we have replaced the amplifier μ with its equivalent circuit. Analysis of the forcent is straightforward and proceeds a to lows:

$$R_i = R_i ||R_{iJ}|| (R_1 + R_2)$$
 (10.66)

$$V_t = J_t R_t \tag{10.67}$$

$$I_o = -\mu V_i \frac{1}{1/g_m + (R \cdot || R_2 || r_{o2})} \frac{r_{o2}}{r_{o2} + (R_1 || R_2)}$$
(10.68)

Combining Eqs. (10.67) and (10.68) results in A.

$$A = \frac{I_o}{I_c} = -\mu \frac{R_c}{1/g_o + (R_1 \mid R_2 \mid |r_{o2}|)} \frac{r_{o2}}{r_{o2} + (R_1 \mid |R_2|)}$$
(10.69)

For the case $1/g_m \le (R_1 || R_2 || r_{c2})$,

$$A \simeq -\mu \frac{R}{R - R + r_{12}} \frac{r_{12}}{r_{13} + (R_1 + R_2)}$$

Which reduces to

$$= 4 - \mu \frac{R}{R + R} \tag{10.70}$$

Noting that R_{-} is the output resistance of Q which has a resistance $(R_1 | R_1)$ in its source lead, we can write

$$R = r + (R \mid R_{\perp}) + (g_{m}r_{m})(R \mid R_{m})$$

$$\approx g_{m}r_{o2}(R_{1} \mid \mid R_{\perp})$$
(10.71)

(c) The loop gain is obtained by combining Eqs. (4) (4) and (10) 69).

$$A\beta = \mu \frac{R_1}{\frac{1}{g_m} + (R_1 || R_2 || r_{o2})} \frac{r_2}{r_1 + (R_1 || R_2)} \frac{R}{R_1 + R_2}$$
(10.72)

For the case $1/g_m \ll (R_1 || R_2 || r_{o2})$,

$$A\beta = \mu \frac{R_4}{R_1 \| R_2\|_{P_1}} + \frac{R}{R_2} = \mu \frac{R}{R_2}$$
 (10.73)

The input resistance R_{if} is found as

$$R_{if} = R \cdot (1 + 4\beta)$$

$$\frac{1}{R_{if}} = \frac{1}{R} + \frac{4\beta}{R}$$

We can substitute for $A\beta$ from the full expression in Eq. (10.72). For the approximate case, we use $A\beta$ from Eq. (10.73).

$$\frac{1}{R}$$
 : $\frac{1}{R} + \frac{\mu}{R}$

That is,

$$R$$
, $R \mid \frac{R}{u}$

Substituting for R. from Eq. (10.66) we write

$$R = R \mid R \mid \mid (R + R) \mid \frac{R}{\mu}$$

Since by definition.

$$R_{\perp} = R \mid R_{\rm n}$$

we can easily find R_n as

$$||R_{ij}|| = ||R_{ij}|| ||(R_i + R_j)|||\frac{R_j}{\mu}||$$
 (10.74)

Example 10.8 continued

Usual'y the third component or the right-hand's de is the smallest, thus,

$$R_{\rm in} = \frac{R_{\rm in}}{\mu} \tag{10.75}$$

For the output resistance, we have

$$R_{iit} = R(1 + 4\beta) - 4\beta R$$

Substituting for R for Eq. (10.71) and for 4p from the approximate expression in Eq. (10.3) we have

$$R_{i,j} \approx \mu \frac{R}{R} + \kappa_{m} r - (R - R)$$

$$R_{i,j} = \mu \frac{R}{R_{i,j} + R_{j,j}} (R_{i,j} + R)$$
(10.76)

Finally, we note that

$$R_{\perp} = K_{\perp} = \mu_{R} \frac{R}{+K} g_{\perp} R \qquad 10.22$$

(d) For the numerical values given,

$$R = \infty \| || || || (10 + 90) = 100 || || ks2$$

Since $1 g_{\pi} = 0.2 \text{ k}\Omega \approx 10 \|90\| 20$)

$$A + \mu \frac{R}{R_{-0}R}$$

$$= 1000 \frac{100}{11 - 900} = 11 - 1 \times 10^{-3/3}$$

$$\beta = \frac{R}{R_0 + R_0} = \frac{10}{13 + 90} = -0.1 \text{ A.S.}$$

$$4\beta = 1.11$$

$$4\beta = 1.11 + \frac{1111 \times 10}{1 + 1111} + -9.99 \text{ A.S.}$$

which is very close to the idea, value of

$$A_{n} = -1 + \frac{R_{n}}{R} = -1 + \frac{90}{10} = -0 \text{ A.A}$$

$$R_{n} = \frac{R_{2}}{\mu} = \frac{90 \text{ k}\Omega}{1000} = 90 \Omega$$

$$R_{n} = g_{m} \cdot (R_{n} + R_{n})$$

$$= 5 \times 20(10 || 90) - 9000 \text{ k}\Omega$$

$$R_{m} = (1 + 4\beta)R_{n} = 1112 \times 900 = 1000 \text{ M}\Omega$$

O

10.16 For the amplifier in Example 10.8, find the values of A_{fi} , R_{in} , and R_{out} when the value of μ is 10 times lower, that is when $\mu = 100$.

Ans. -9.91 A/A; 900Ω ; $100 \text{ M}\Omega$

10.17 If in the circuit in Fig. 10.31(a), R_s is short-ercuited, find the idea value of 4. For the case $R_s = R_{td} = \infty$, give expressions for R_t , R_o , A, β , A_f , R_{in} , and R_{out}

Ans. $A_f = 1$ A/A; $R_t = R_1$; $R_o = r_{o2}$, $A = -\mu g_m R_1$; $\beta = -1$; $A_f = \mu g_m R_1/(1 + \mu g_m R_1)$; $R_{in} = 1/\mu g_m$; $R_{out} = \mu (g_m r_{o2}) R_1$.

10.8 Summary of the Feedback Analysis Method

Table 10.7 provides a summary of the rules and relationships employed in the analysis and design of the four types of feedback amplifier. In addition to the wealth of information in Table 10.1, we offer the following important analysis tips.

1. Arways begin the analysis by deterraining an approximate value for the closed loop gain A_f , assuming that the loop gain $A\beta$ is large and thus

$$1_f = 1/\beta$$

This value should serve as a check on the final value you find for 4. How close the actual |f| is to the approximate value will depend on how large $|4\beta|$ is compared to unity

- 2. The shunt connection at input or output always results in reducing the corresponding resistance (input or output). The series connection at input or output always results in increasing the corresponding resistance (input or output).
- 3. In utilizing negative feedback to improve the properties of an amplifier under design, the starting point in the design is the selection of the feedback topology appropriate for the application at hand. Then the required amount of negative feed back (1 + ¹β) can be ascertained unit zing the fact that it is this quantity that determines the magnitude of improvement in the various amplifier parameters. Also, the feedback factor β can be determined from

$$\beta = 1 - 1$$

10.9 Determining the Loop Gain

We have already seen that the loop gain 4β is a very important quantity that characterizes a feedback loop. Furthermore, in the following sections it will be shown that 4β determines whether the feedback amplifier is stable (as opposed to oscillatory). In this section, we shall describe an alternative approach to the determination of loop gain.

	7 44	2.0	7 7 2 -	1411		
		4		R.(1+AB)	2	÷ †
	1. 1.7.			4 1 1 1 1 1 1 1 1 1		\.\.\.\
	To tare to the State of the Sta		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Current, and find the short circuit	and bind the	a voltage, and find the
	loads, of Feedback) Chapter	Part Park	By short- circuiting port lof to horize	orching p c' t c' t c'	By short- circuiting
polog es	l calbs (M. supp.d.	B. hear of some per of cast he	20 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	46 c. 2.1 17. 19. 17. 19. 18. 19. 19. 19. 2. 3. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4. 4.	# 1 4 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Table 10,1 Sun many of Relationships for the fear beedbash Amphiter Topologies	Frahr Frahra.		Br. y. ma	F (4)		t the second
					~ -	
			-	•		-
			У-е д. Вън 1		, , , , , , , , , , , , , , , , , , ,	Italise, 1914, Shi tik shirit
Table 10.1				1 2117 31	H. S. d.	· Italys.

865

O

O

10.9.1 An Alternative Approach for Finding AB

First, consider again the general feedback amplifier shown in Fig. 10.1. Let the external source x_i be set to zero. Open the feedback loop by breaking the connection of x_i to the feedback network and apply a test signal x_i . We see that the signal at the catput of the feedback network is $x_i = \beta x_i$; that at the input of the basic amplifier is $x_i = -\beta x_i$ and the signal at the output of the amplifier, where the loop was broken, will be $x_i = -\beta x_i$. It follows that the loop gain $A\beta$ is given by the negative of the ratio of the returned signal to the applied test signal; that is, $A\beta = -\beta x_i$ is should also be obvious that this applies regardless of where the loop is broken.

However, in breaking the feedback loop of a practical amplifier encult, we must ensure that the conditions that existed prior to breaking the loop do not change. This is achieved by terminating the loop where it is opened with an impedance equal to that seen before the loop was broken. To be specific, consider the conceptual feedback loop shown in Fig. 10.32 a). If we break the loop at XX', and apply a test voltage F to the terminals thus created to the left of XX', the terminals at the right of XX' should be loaded with an impedance Z as shown in Fig. 10.32(b). The impedance Z_i is equal to that previously seen looking to the left of XX'. The loop gain AB is then determined fro i

$$\frac{1}{10} = \frac{1}{1}$$

Finally, it should be noted that in some cases it may be convenient to determine 1β by applying a test current I_i and finding the returned current signa, I_i . In this case, $4\beta = I_i$.

An extensite ρ is active the dependent name D see Rosenstark, 1986) that is usually extracted upon expected in SPICE simulations is as follows. As before, the loop is more particle extensite in the open circuit voltage transfer function T is determined as indicated in Fig. 10.32. These two transfer functions are then combined to obtain the loop gain AB.

$$(10.79)$$

This method is particularly useful when it is not easy to determine the termination impedance Z_c

To illustrate the process of determining t up tain, we consider the feedback loop shown in Fig. 10.33(a). This feedback loop represents both the inverting and the noninverting op amp configurations. Using a simple equivalent-cut, in model for the optamp, we obtain the circuit of Fig. 10.33(b). Examination of this circuit reveals that a convenient place to break the loop is at the input terminals of the optamp. The loop, broken in this manner its shown in Fig. 10.33(c) with a test signal V_i applied to the light hand side terminals and a resistance R_i terminating the left-hand-side terminals. The returned voltage V_i is found by inspection as

$$\mu = \frac{-(R - \{R + R - (R + R)\})}{(R - \{R + R) + (R + R) - (R + R)\}} = \frac{[R - (R + R)]}{[R - (R + R)] + R} = \frac{R}{(R + R)} = (10.80)$$

It is equation can be used directly to find the loop gain (L-1)U = U + U = U

Since the loop sain / is generally a function of frequency at is usual to call it **loop trans- mission** and to denote it by I (x) or I (o)




Figure 10.32 A conceptual feedback coop is broken at XX and a feet v -taze l is appreciate an exposure to the previous v-seen look r -to the effect v-to
Finally, we note that the value of the loop gain determined using the me hot doos here may differ somewhat from the value determined by the approach shifted after its obs sections. The difference stems from the approximations in ade in the freedback obstimethod utilized in the previous sections. However, as the recoer will find by so sincered at-chapter problems, the difference is usually limited to a few percent.

10 9.2 Equivalence of Circuits from a Feedback-Loop Point of View

Figure the study of circuit theory we know that the poles of a circuit are independent to external excitation. In fact the poles, or the natural modes (which is a mere apply)






Figure 10-33 can A feedback to op that represents both the inverting and the numberting op-amp configrations (b) again alent circuit of determination of the loop gain

name), can be determined by setting the external excitation to zero. It follows that the poles of a feedback amplifier depend only on the feedback loop. This will be confirmed in a later section, where we show that the characteristic equation (whose roots are the poles) is completery determined by the loop gain. Thus, a given feedback loop may be used to generate a tumber of circuits having the same poles but different transmission zeros. The closed-loop 24 n and the transmission zeros depend on how and where the input signal is injected into

As an example, return to the feedback loop of Fig. 10.33(a). This loop can be used to generate the noninverting op amp circuit by feeding the input voltage signal to the terminal if R that is connected to ground, that is, we lift this terminal off ground and connect it to V_{ij} The same feedback loop can be used to generate the inverting op-amp circuit by feeding the nput voltage signal to the terminal of R that is connected to ground

Recognition of the fact that two or more circuits are equivalent from a feedback-loop point of view is very useful because (as will be shown in Section 10.10) stability is a functon of the loop. Thus one needs to perform the stability analysis only once for a given loop.

In Chapter 16 we shall employ the concept of loop equivalence in the synthesis of active lillers

0

10.18 find he loop gain 1/2 for the feedback amplifier in Eq. 10.17 (Example 19.4). Set U = 0 break the loop at the gate of Q coppy two tage U to the gate of Q, and determine the retained v toge U, at the crain of Q it valuate the expression for AB for the values given in Example 10.4. Neglect r_{01} and r_{02} .

Ans.
$$A\beta = \frac{g_{m,2}R_{D2}}{R_{D2} + R_2 + \left(R_1 \left[\frac{1}{g_{m2}}\right]\right)} \frac{RR}{R_1 + \frac{1}{g_{m1}}}$$
, 16 of (compared to = 39) betained in Lyanovic 10.4

10.19 Find the loop gain 1/3 for the feedback amplifier in Fig. F10.15 (Exercise 10.15). Set I = 0 freik the loop at the gate of Q, apply a voltage i to the gate of Q and determine he voltage i that appears across R. Find the value of AB as ng the component values given in exercise 10.15, and compare to the value given in the answer to Exercise 10.15.

Ans
$$AB = \frac{g}{r + R} + \frac{R}{R}$$
, 3.22 compared to 3.03 channed in Exercise 10.15)

10.10 The Stability Problem

10.10.1 Transfer Function of the Feedback Amplifier

In a feedback amplifier such as that represented by the general structure of Fig. 10.1, the ∞ oup gain if is generally a function of frequency, and it should therefore be more accessfulled the **open-loop transfer function**. Its Also, we have been assuming for the if sit a diat the feedback network is resistive and hence that the feedback factor β is constant hal need not be always the case. We shall therefore assume that in the general case the feedback transfer function is $\beta(s)$. It follows that the closed-loop transfer function $\beta_i(s)$ is given by

$$A_{f}(s) = \frac{A(s)}{1 + A(s)\beta(s)}$$
(10.81)

To focus attention on the points central to our discussion in this section, we shall assemble that the aniphifier is direct coupled with constant do gain β , and with poles and zeros is ring in the high frequency band. Also, for the time being let us assame that a low first $\beta(s)$ reduces to a constant value. Thus at low frequencies the loop gain $\beta(s)$ becomes a constant, which should be a positive number, otherwise the feedback would be negative. The question then $\beta(s)$ what happens at higher frequencies?

For physical frequencies $s = j\omega$, Eq. (10.81) becomes

$$A_i(j\omega) = \frac{A(j\omega)}{1 + A(j\omega)B^*(\omega)}$$
 (10.82)

Thus the loop gain 't purpi run is a complex number that can be represented by its me tude and phase,

$$L(j\omega) \equiv A(j\omega)\beta(j\omega)$$

$$= |A(j\omega)\beta(j\omega)|e^{j\phi(\omega)}$$
(10.85)

It is the manner in which the loop gain varies with frequency that determines the stability of instability of the feedback amplifier. To appreciate this fact, consider the frequency at which the phase angle $\phi(\omega)$ becomes 180°. At this frequency, ω_{∞} , the loop gain $A_{C}(\omega)$ will be a real number with a negative sign. Thus at this frequency the feedback will become positive. If at $\omega = \omega_{180}$ the magnitude of the loop gain is less than unity, then from Eq. 10.821 we see that the closed-loop gain $A_f(j\omega)$ will be greater than the open loop gain $A_f(j\omega)$, since the denominator of Eq. (10.82) will be smaller than unity. Nevertheless, the feedback amplifier will be stable.

On the other hand, if at the frequency $\omega_{(s0)}$ the magnitude of the loop gain is equal to unity, it follows from Eq. (10.82) that $A_r(j\omega)$ will be infinite. This means that the amplifier will have an output for zero input; this is by definition an oscillator. To visualize how this feedback loop may oscillate consider the general loop of Fig. 10.1 with the external input x set to zero. Any disturbance in the circuit, such as the closure of the power supply switch, will generate a signal $x_i(t)$ at the input to the amplifier. Such a noise signal usually contains a wide range of frequencies, and we shall now concentrate on the component with frequency $\omega = \omega_{ij}$, that is, the signal X_i sin($\omega_{iso}(t)$). This input signal will result in a feedback signal given by

$$X_f = A(j\omega_{180})\beta(j\omega_{180})X_t \qquad 1$$

Since X_j is further multiplied by -1 in the summer block at the input, we see that the feed back causes the signal X_j at the amplifier input to be sustained. That is, from this point on, there will be sinusoidal signals at the amplifier input and output of frequency ω . Thus the amplifier is said to oscillate at the frequency ω_{180} .

The question now is: What happens if at $\omega_{\rm lsc}$ the magnitude of the loop gain is relater than unity? We shall answer this question, not in general, but for the restricted yet very important class of circuits in which we are interested here. The answer, which is not obvious from Eq. (10.82), is that the circuit will oscillate, and the oscillations will grow in an plitude until some nonlinearity (which is always present in some form) reduces the magnitude of the loop gain to exactly units at which point sestained oscillations will be obtained. This mechanism for starting oscillations by using positive feedback with a loop gain greater than unity and then using a nonlinearity to reduce the loop gain to unity at the desired amplitude, will be exploited in the design of sinusoidal oscillators in Chapter 17. Our objective here is just the opposite: Now that we know how oscillations could occur in a negative feedback amplifier, we wish to find methods to prevent their occurrence.

10.10.2 The Nyquist Plot

The Nyquist plot is a formalized approach for testing for stability based on the discussion above. It is simply a polar plot of loop gain with frequency used as a parameter. Figure 10.54 shows such a plot. Note that the radial distance is $A\beta$ and the angle is the phase angle ϕ . The solid line plot is for positive frequencies. Since the loop gain—and for that matter any gain function of a physical network—has a magnitude that is an even function of frequency and a phase that is an odd function of frequency, the $A\beta$ -plot for negative frequencies (shown in Fig. 10.34 as a broken line) can be drawn as a mirror image through the Re axis.

The Nyquist plot intersects the negative real axis at the frequency Θ . Thus if this intersection occurs to the left of the point (-1,0) we know that the magnitude of loop gain at this frequency is greater than unity and the amplifier will be unstable. On the other hand, if he intersection occurs to the right of the point (-1,0) the amplifier will be stable. It fellows that if the Nyquist plot on αc is the point (-1,0) then the amplifier will be




Figure 10.34 The Nyquist plot of an unstable amplifier.

unstable. It should be mentioned, however, that this statement is a sin plated vers to the Nyquist criterion, nevertheless, it applies to all the circuits in which we are nevested. For the full theory benind the Nyquist method and for details of its application consult Haykin (1970).

10.20 Consider a feedback amplifier for which the open- ocp transfer function for its given by

$$(\frac{10}{1+s/10^4})^3$$

Let the feedback factor β be a constant independent of frequency. Find the frequency m all which the phase shift is (8). Then, show that the feedback an platfor will be stable if the feedback factor β is less than a critical value β , and unstable if $\beta \geq \beta$, and find the value of β .

Ans.
$$\omega_{180} = \sqrt{3} \times 10^4 \text{ rad/s}; \ \beta_{cr} = 0.008$$

10.11 Effect of Feedback on the Amplifier Poles

The amplifier frequency response and stability are determined directly by its poles fix' tore we shall investigate the effect of feedback on the poles of the amplifier.

10.11.1 Stability and Pole Location

We shall begin by considering the relationship between stability and pole location. For an amplifier or any other system to be stable, its poles should lie in the left half of the v plane. A pair of complex-conjugate poles on the jwaxis gives rise to sustained sinusoidal oscillations Poles in the right half of the s plane give rise to growing oscillations

To verify the statement above, consider an amplifier with a pole pair at $y = \sigma_0 \pm i\omega$. If this amplifier is subjected to a disturbance, such as that caused by closure of the powersupply switch, its transient response will contain terms of the form

$$v(t) = e^{\sigma_0 t} \left[e^{t / \omega_n t} + \epsilon \right] = 2e^{\tau} \cos(\omega_n t)$$
 (10.84)

This is a sinusoidal signal with an envelope $e^{\sigma_0 t}$. Now if the poles are in the left half of the s plane, then σ_0 will be negative and the oscillations will decay exponentially toward zero, as shown in Fig. 10.35(a), indicating that the system is stable. If, on the other hand, the poles are in




Figure 10.35. Relationship between pole location and transient response

0

the right half place there σ wis be pestive, and the oscillators with z=c expenses, some one nearth limits their growth as shown in E.g. 10. S. t. Fail d. A. fill excess c c d axis, their σ stat be zero ordinary forms with be sistained as shown in E.g. c

Although the discussion above is intering of complex configurate poles. Car is that the existence of any right-half-plane poles results in instability.

10 11.2 Poles of the Feedback Amplifier

From the closed loop render function in Eq. 10.8. We see that the below their members amplified the zeros of L+4cs ρ . Plat is the teedback an platter poles are of the solving the equation.

$$1 + A(s)\beta(s) = 0 (10.65)$$

which is called the characteristic equation of the feedback loop. I should the paparent that applying feedback to an amplifier changes its poles.

In the 1sh wine, we shall consider new tredback affects the amplifier piles had purpose with a ssame that he open hop any ther has each also und not trate at all the zer state at a serious will supplie the incluses under the trace taken to the force that in the trace taken to the force that the trace taken, and the trace taken to the frequency.

10 11.3 Amplifier with a Single-Pole Response

Consider histotic cise of an angliffer whose open by paracles for functions of characteristic a single pole:

$$A(s) = \frac{A_{\varrho}}{1 + s / \omega_{\varrho}} \tag{10.86}$$

The closed-loop transfer function is given by

$$A_{j}(s) = \frac{A_{0}/(1 + A_{0}\beta)}{1 + s/\omega_{P}(1 + A_{0}\beta)}$$
(10x²)

Thus the feedback mixes the pole along the negative real axis to a frequency to

$$\omega_{PI} = \omega_P (1 + A_1 \beta) \tag{1088}$$

This process is illustrated in Fig. .0 s6 a Figure 1136(b) shows Book pote for $\frac{1}{2}$. Acre that while at low frequencies the difference between the weight 20 logel + 13 the two curves coincide at high frequencies. One can show that this is the case by approximating right R^{∞} for frequencies $O = \omega + 1 + \frac{1}{2} \beta$.

$$A_f(s) \simeq \frac{A_0 \omega_P}{s} = A(s) \tag{1089}$$

Physically speaking, at such high frequencies the loop gain is much smaller than unity and treatment is retrective.

Figure 10.36 the centry illustrates the fact that applying no valve tee thick to an institute results in extending its band with at the expense of a reduction in a not Since the polynoclose those and plane reverse resisting the right half of the appendic, the single polynomials shall be any value of β . Thus this amplifier is said to be unconditionally stable




Figure 10.36 a treet of feedback or (a) the proclocation in f (b) the frequency response of an amplifier having a single-pole, open-loop response

result however is hardly surprising since the phase lag associated with a single-pole response can never be greater than 90. Thus the loop gain never achieves the 180, phase shift required for the feedback to become positive.

An op amp having a single-pore rolleft at 100 Hz and a low-frequency gain of 10 is operated in a feedback loop with \$\beta \cdot 01\$. What is the factor by which feedback shifts the pole? To what frequency? It \$\beta\$ is changed to a value that results in a closed-loop gain of \$\cdot 1\$ to what frequency does the pole shift?

Ans. 1001; 100.1 kHz; 10 MHz

10.11.4 Amplifier with Two-Pole Response

Consider next an amplifier whose open-loop transfer function is characterized by two real-axis poles

$$I(s) = \frac{A_0}{(1 + s/\omega_{P1})(1 + s/\omega_{P2})}$$
(10.90)

It this case, the closed loop poles are obtained from $1 + 4\cos\beta = 0$, which leads to

$$s^{2} + s(\omega_{P1} + \omega_{P2}) + (1 + A_{0}\beta)\omega_{P1}\omega_{P2} = 0$$
 (10.91)

Thus the closed-loop poles are given by

$$s = -\frac{1}{2}(\omega_{P1} + \omega_{P2}) \pm \frac{1}{2}\sqrt{(\omega_{P1} + \omega_{P2})^2 - 4(1 + A_0\beta)\omega_{P1}\omega_{P2}}$$
(10.92)

From Eq. (10.92) we see that as the loop gain 4 β is increased from zero, the poles are brought closer together. Then a value of loop gain is reached at which the poles become concident. If the loop gain is further increased, the poles become complex conjugate and nove along a vertical line. Figure 10.37 shows the locus of the poles for increasing loop guin. This piot is called a **root-locus diagram**, where "root" refers to the fact that the poles are the roots of the characteristic equation.




Figure 10.37 Root-locus diagram for a feedback amplifier whose open-loop transfer function has we real poles.

From the root locus diagram of Fig. 10.37 we see that this feedback amplifier as a unconditionally stable. Again, this result should come as no surprise, the maximum phase shift of its in this case is 180. (90) per pole), but this value is reached at $\omega = \infty$. This there is no finite frequency at which the phase shift reaches 180°.

Another observation to make on the root locus diagram of Fig. 10.37 is that the opin loop amplifier might have a dominant pole, but this is not necessarily the case for the cosed loop amplifier. The response of the closed loop amplifier can, of course, always be pioted once the poles have been found from Eq. (10.92). As is the case with second order response generally, the closed-loop response can show a peak (see Chapter 16). To be more specific the characteristic equation of a second-order network can be written in the standard form.

$$s^2 + s \frac{\omega_0}{Q} + \omega_0^2 = 0 \tag{10.93}$$

where ω is called the **pole frequency** and Q is called **pole Q factor**. The poles are complex-configured in Q is greater than 0.5. A geometric interpretation for ω_0 and Q of a pair of complex-configured poles is given in Fig. 10.38, from which we note that ω_0 is the radial distance of the poles from the origin and that Q indicates the distance of the poles from the $i\omega_0$ axis. Poles in the $i\omega_0$ axis have $Q = \infty$.

By comparing Eqs. (10.9.) and (10.93) we obtain the Q factor for the poles of the feedback amplifier as

$$Q = \frac{\sqrt{(1 + A_0 \beta) \, \omega_{P1} \, \omega_{P2}}}{\omega_{P1} + \omega_{P2}} \tag{1094}$$




Figure 10.38 Definition of a_k and Q of a pair of complex conjugate poles




Figure 10.39. Norma ized as not a two-pole feedback amplifier for various values of Q. Note that Q is determined by the loop gain according to Eq. (10.94)

From the study of second order network responses in Chapter 16, it will be seen that the response of the feedback amplifier under consideration shows no peaking for $Q \le 0.707$. The boundary case corresponding to Q = 0.707 (poles at 45) angles) results in the maximally flat response. Figure 10.39 shows a number of possible responses obtained for various values of O (or, correspondingly, various values of $A_0\beta$).

An amplifier with a low-frequency gain of 100 and poles at 104 rad s and 106 rad/s is incorporated 10.22 in a negative-feedback loop with feedback factor β . For what value of β do the poles of the closedloop amplifier coincide? What is the corresponding Q of the resulting second-order system? For what value of β is a maximally flat response achieved? What is the low frequency closed-loop gain in the maximally flat case?

Ans. 0.245; 0.5; 0.5; 1.96 V/V

Example 10.9

As an illustration of some of the ideas just discussed, we consider the positive feedback circuit shown in Fig. 10.40(a). Find the loop transit ission L(s) and the characteristic equation. Sketch a root-locus diagram for varying K, and find the value of K that results in a maximally flat response and the value of K that makes the circuit oscillate. Assume that the amplifier has frequency idependent gain, infinite input impedance, and zero output impedance.

Solution

To obtain the loop transmission, we short circuit the signal source and break the loop at the amplifier input. We then apply a test voltage V_i and find the returned voltage V_i , as indicated in Fig. 10.40(b). The

Example 10 9 continued




Figure 10.40 (a m and 1 for the police

or patransmission for the following as given by

where Tex is the transfer function of the two por RC network shown a sade the preken are how in her firstfully

$$I_{\ell} = \frac{\ell}{\ell} = \frac{\ell(\ell R)}{1 + \ell^{2}(R + \ell, \ell R)}$$

$$(0.90)$$

Thus.

$$I(x) = \frac{-x(K|CR)}{x + x(3|CR) + (1|CR)^2}$$
 (10.97)

The characteristic equation is

$$1 + L(x) = 0$$
 (10.98)

that is,

$$x + y \frac{3}{CR} + \frac{1}{CR} - y \frac{K}{CR} = 0$$

$$x^{2} + y \frac{3}{CR} + \frac{1}{CR} = 0$$
(16.99)

By comparing this equation to the standard form of the second-order characteristic equation (Eq. 1193 we see that the pole frequency as is given by

$$\omega = \frac{1}{CR} \tag{10.100}$$

and the O factor is

$$Q = \frac{1}{3 - K}$$
 (10.1(1))

Thus for K=0, the poles have $Q=\frac{1}{2}$ and are therefore located in the negative real axis. As K is increased, the poles are brought closer together and eventually coincide (Q = 0.5, K - 1). Further increase ing K results in the poles becoming complex and conjugate. The root locus is then a circle because the radial distance as remains constant (Eq. 10.100) independent of the value of K

The maximally flat response is obtained when Q = 0.707, which results when K = 1.586. In this case the poles are at 45° angles, as indicated in Fig. 10.40(c). The poles cross the jwaxis into the right half of the s plane at the value of K that results in $Q = \infty$, that is, K = 3. Thus for $K \ge 3$ this circuit becomes unstable. This might appear to contradict our earlier conclusion that the feedback amp if er with a second order response is unconditionally stable. Note, however, that the circuit in this example is quite different from the negative-feedback amplifier that we have been studying. Here we have an amplifier with a positive gail. K and a feedback network whose transfer function f(x) is frequency dependent. This feedback is in feet pos(tax) and the circuit will esci late at the frequency for which the phase of $T(p\omega)$ is zero

Example (19) illustrates the use of feedback positive feedback in this case) to move the poles of an RC network from the relevative real axis locations to complex confugate locations. One can accomplish the same task using negative feedback, as the root locus diagram of Fig. 10.37 demonstrates. The process of pole control is the essence of active office design. as will be discussed in Chapter 16.

10.11.5 Amplifiers with Three or More Poles

Figure 10-41 snews the root locus diagram for a feedback amplifier whose open loop response is characterized by three poles. As indicated, increasing the loop gain from zero moves the highest frequency pole outward while the two other poles are brought closer together As 4β is increased further, the two poles become coincident and then become complex and conjugate. A value of 4β exists at which this pair of complex conjugate poles or less the right helf of the s plane, thus causing the amphiber to become unstable




Figure 10.41 Root-locus diagram for an amplifier with three poles. The array indicate the pole movement as $A_{\alpha}B_{\beta}$ increased

This result is not entirely unexpected, since an emplifier with three poles has a partial that reaches -270 as mapproaches. Thus there is six a finite frequency makes the loop gain has 180° phase shift.

From the roct-locus diagram of Fig. 0.41, we observe that one can always man, any liner stability by Feeping the loop gain 4 B smaller than the value corresponding to poles entering the right half plane. In terms of the Ny quist diagram, the critical value it is that for which the figram passes through the cili to point. Reducing 4 \$\text{itetow}\$ below to value can see the Nyquist plot to shrink and thus intersect the negative real axis to hericity the 1.00 point, indicating stable amplifier performance. On the other hand, a creasing above the critical value can see the Ny quist plot to expand thus energing the 10 per and indicating unstable performance.

For a given open loop gain of the conclusions above can be stated in terms of the t object factor β . That is, there exists a next mean value for β above which the level ack in the rescords instable. Alternatively, we can state that there exists a minimum scale of a cosed-copig in A_0 below which the amplifier becomes unstable. To obtain love the cosed-copig in one needs therefore to after the loop transfer function I so This is the mass shown as the query compensation. We shall study the theory and techniques of the query compensation in Section 10.13.

Before eaving this section we point out that construction of the not locus dright." amplifiers having three or more poles as well as firste zeros is an involved process for what a systematic procedure exists. However, such a procedure will not be presented here and interested reader should on sult Haykin (1970). Although the not locus diagram process the amphifier designer with considerable insight, other, simpler techniques based in Box plots can be effectively employed, as will be explanated a recetion 10.12.

Let the endback Letor β be frequency independent. Find the closed-loop poles as functions of β . and show that the root locas is that of Fig. 1 10.23. Also find the value of β at which the amplifier becomes unstable (Nove. This is the same amplifier that was considered in Exercise 10.20.)




Figure 10.E23

Ans. See Fig. E10.23; $\beta_{critical} = 0.008$

10.12 Stability Study Using Bode Plots

10.12.1 Gain and Phase Margins

From Sections 30.10 and 10.11 we know that whether a feedback amplifier is or is not stable can be determined by examining its loop gain 4β as a function of frequency. One of the simplest and most effective means for doing this is through the use of a Bode plot for AB. such as the one shown in Fig. 10.42. (Note that because the phase approaches -360), the net work examined is a fourth order one.) The feedback amplifier whose loop gain is plotted in Fig. 10.42 will be stable, since at the frequency of 180 phase shift, ω_{+} , the magnitude of the Dop gain is less than unity (negative dB). The difference between the value of |AB| at ω_{∞} and unity, called the gain margin is usually expressed in decibels. The gain margin represents the amount by which the loop gain can be increased while stability is maintained. Feedback amplifiers are usually designed to have sufficient gain margin to allow for the inevitable changes in loop gain with temperature, time, and so on.

Another way to investigate the stability and to express its degree is to examine the Bode plot at the frequency for which $4\beta=1$, which is the point at which the magnitude plot crosses the O dB line. If at this frequency the phase angle is less (in magnitude) than 180 . then the amplifier is stable. This is the situation illustrated in Fig. 10.42. The difference between the phase angle at this frequency and 180 is termed the phase margin. On the other hand, if at the frequency of unity loop, gain magnitude, the phase lag is in excess of 180°, the amplifier will be unstable.




Figure 10-42. Bods pior for the loop pain 4,5% is strating the estimations of the gain an approximate

SXERIGIST

10.24 Consider an optamp having a single-pole, open-like presponse with $A = 10^\circ$ and $t = 1^\circ$ Hz Let the optamp be ideal otherwise (infinite input impedance, zero output impedance, etc.). It this importance is connected in the non-inverting configuration with a nominal low frequency, losed outgain of 100, find the frequency at which A = A so find the phase margin Ans. A = A so find the phase margin

10 12 2 Effect of Phase Margin on Closed-Loop Response

beedback amplifiers are normally designed with a phase margin of at least 45. The anot phase margin has a protound effect on the shape of the closed-norp sam response 1 see this relationship, consider a feedback amplifier with a large low frequency loo, 2. If $\beta > 1$ tollows that the closed-loop gain at low frequencies is approximately β for ling the frequency at which the magnitude of Loop gain is unity by α , we have determined 1.42)

$$A(j\omega_1)\beta = 1 \times e^{-j\theta} \tag{10.102a}$$

where

$$\theta = 180^{\circ} - \text{phase margin}$$
 (10 102b)

At w, the closed-loop gain is

$$I_{i}(j\omega_{i}) = \frac{A(j\omega_{i})}{1 + A(j\omega_{i})\beta}$$
 (10.103)

Substituting from Eq. (10.102a) gives

$$I_{f}(j\omega_{1}) = \frac{(1/\beta)e^{-j\theta}}{1+e^{-j\theta}}$$
 (10.104)

Thus the magnitude of the gain at ω_i is

$$|A_i(j\omega_1)| = \frac{1/\beta}{|A_i|^{\alpha_1}} \tag{10.105}$$

For a phase margin of 45° , $\theta = 135^{\circ}$; and we obtain

$$4d(i\omega_i)| = 1.3\frac{1}{\beta} \tag{10.106}$$

That is the zair peaks by a factor of 1.3 above the low-frequency value of 1. β . This peaking ricreases as the phase margin is reduced is centrally reaching γ when the phase margin is zero. Zero phase margin of course in phase that the amplifier car sastain oscillations, poles on the $j\omega$ axis; Nyquist plot passing through (-1,0).

PARTITION

10.25 Find the closed loop gain of our relative to the low frequency gain when the phase margin is 30 to 60°, and 90

Ans. 1 13 1 4 107

10.12.3 An Alternative Approach for Investigating Stability

Investigation stability by construction. Body plots for the loop gain 4β can be a tedious and time consuming process, especially. If we have to investigate the stability of a given amplifier for a variety of feedback networks. An internative approach, which is much simpler, is to construct a Bode plot for the open loop gain. In α , only. Assuming for the time being that β is independent of frequency, we can plot $20\log(1/\beta)$ as a horizontal straight line on the same plane used for $20\log|A|$. The difference between the two curves will be

$$20 \log |A(j\omega)| - 20 \log \frac{1}{\beta} = 20 \log |A\beta|$$
 (10.107)

which is the loop gain (in dB). We may therefore study stability by examining the difference between the two plots. If we wish to evaluate stability for a different feedback factor, we simply draw another horizontal straight line at the level $20 \log(1/\beta)$.

To illustrate, consider an amplifier whose open loop transfer function is characterized by three poles. For simplicity let the three poles be widely separated say, at 0.1 MHz, 1 MHz, and 16 MHz, as shown in Fig. 10.43. Note that because the poles are widely separated, the




Figure 10.43 Stability analysis using Bode plot of [A].

phase is approximately 45 at the first pole frequency. 155 at the second, and 225 at the third. The frequency at which the phase of 4 mins 180 hes on the 40 dB.d.c.d. segment, as indicated in Fig. 10.43.

The open-loop gain of this amplifier can be expressed as

$$A = \frac{10^5}{(1 + f/10^5)(1 + f/10^6)(1 + f/10^7)}$$
 (10.108)

from which I can be easily letermined for any frequency from Hz1, and the phis combo

$$\phi = -[\tan^{-1}(f/10^5) + \tan^{-1}(f/10^6) + \tan^{-1}(f/10^7)]$$
 (10.109)

The magnitude and phase graphs shown in Fig. 10.43 are obtained asing the method's constructing. Bode plots (Appendix L). These graphs provide approximate values to

important amplifier parameters with more exact values obtainable from Eqs. (10.108) and (109). For example, the frequency $t_{\rm c}$ at which the phase angle is 180° can be found from Fig. 10.43 to be approximately $3.2 \times 10^{\circ}$ Hz. Using this value as a starting point, a more exact value can be found by trial and error using Eq. (10.109). The result is $f_{\rm cos} = 3.34 \times 10^{\circ}$ Hz. At this frequency Eq. 10.080 gives a gain magnitude of 58.2 dB, which is reasonably close to the approximate value of 60 dB given by Fig. 10.43.

Consider next the straight line labeled (a) in Fig. 10.43. This line represents a feedback factor for which 20 $\log(1/\beta) = 88$ dB, which corresponds to $\beta = 8623 + 10$, and a closed-oppig un of 83.6 dB. Since the loop gain is the difference between the $\beta = 1$. Using the graphs of Fig. 10.43, this frequency can be found to be approximately $5.6 + 10^{\circ}$ Hz. A more exact value of $\beta = 10^{\circ}$ Can be obtained using the transfer function equations. At this frequency, the phase angle is approximately $\beta = 10^{\circ}$ Thus the closed loop amputier, for which $\beta = 10^{\circ}$ S5 dB, will be stable with a phase margin of 72. The gain margin can be easily obtained from Fig. 10.43; it is 25 dB.

Next suppose that we wish to use this amplifier to obtain a closed loop gain of 50 dB nominal value. Since I=400 dB, we see that $I(\rho)=$ and $20 \log 4 \beta = 50$ dB, resulting in $20 \log 4 \beta = 50$ dB. To see whether this closed loop amplifier is or as not stable, we draw ane (b) in Fig. 10.45 with a neighborhood dB. This line intersects the open loop gain curve at point V, where the corresponding phase is greater than 180. Thus the closed loop amplifier with 50-dB gain will be unstable.

In fact, it can easily be seen from 1/2/10.4s that the *maximon* value of $20 \log(c/\beta)$ that can be used, with the result no amplifier being stable is $60 \, \mathrm{dB}$. In other words, the minimum value of stable closed loop pain obtained with this amplifier is approximately $60 \, \mathrm{dB}$. At this value of gain, however, a manufactured version of this amplifier may still oscillate, since no margin is left to allow for possible changes in gain.

Since the 180 phase point always occurs on the 40-dB decade segment of the Bode plot for A a rule of thamb to guarantee stability is as follows. Inclosed toop amparagricular be stable if the 20.10201 β in onterse is inc 20.021 carse at a point on the -20 dB decade segment. Following this rule ensures that a phase margin of at least 45 is obtained for the example of Fig. 10.43 the rule amplies that the maximum value of β is 40.5 which corresponds to a closed-loop gain of approximately 80 dB.

The rate of thumb above can be generalized for the case in which β is a function of frequency. The general rate states that at the intersection of $20 \log [1 - \beta(\omega)]$ and $20 \log (4 \mu m)$ the difference of slopes called the rate of closure should not exceed $20 \, \mathrm{dB/decade}$.

EXERCISE

Consider an optamp whose open 100p gain is identical to that of Fig. 10.43. Assume that the optamp is ideal otherwise. Let the optamp be connected as a differentiator. Use the rule of thumb above to show that for stable performance the differentiator time constant should be greater than 159 ms. Hint. Recard that for a differentiator, the Bilde plot for 1. Bilding has a slope of +20 dB decade and intersects the 0 dB line at 1.7 where 7 is the differentiator time constant.]

10.13 Frequency Compensation

in this section, we shall discuss methods for modifying the open loop transforfunction of an amplifier having three or more poles so that the closed loop aripities is take to given desired value of closed-loop gain.




Figure 10.44 Frequency compensation for A. The The rest office at elect 1 is a fixed to office. an additional pole at f. The of response is obtained by moving the original ow frequency here.

10.13.1 Theory

The simplest method of frequency compensation consists of introducing a new pile in the function 4(s) at a sufficiently low frequency, f, such that the modified open log 200 1'(s), intersects the $20\log(1-\beta)$ curve with a slope difference of 20 dB decide. As to example, let it be required to compensate the amplifier whose test is shown in [2] = such that closed oop amplifiers with β as high as 1.) (i.e., closed loop gains as $\log 1$ approximately 10 dB) will be stable fors, we draw a horizontal straight line at the 40 df level to represent 20 $\log(1/\beta)$, as shown in Fig. (0.44). We then locate point 3 on this life (the frequency of the first pole, f. From Y we draw a line with 20 dB/decade slope in determine the point at which this line intersects the de gain line, point.). Has after political gives the frequency f, of the new pole that has to be introduced in the open losp transle lanction

the compensated open oup resource. I'rs as indicated in Fig. 10.44. It has four poles: at f_0 , f_{P1} , f_{P2} , and f_{P3} . Thus |A| begins to roll off with a slope of -20 dB/decade at f_0 At f_{P1} the slope changes to -40 dB/decade, at f_{P2} it changes to -60 dB/decade, and so on Since the $20 \log(1/\beta)$ line intersects the $20 \log |A|$ curve at point 1 on the $20 \, dB/decade$ segment the consect coop aniol for with this β value (or lower values) will be stable

Ase rous easaevantage of this compensation method is that at most frequencies the open Joop gain has been drastically reduced. This means that it most frequencies the amount of feedback available will be small. Since all the idvantages of negative feedback are directly proportional to the amount of feedback, the performance of the compensated amplifier will be impaired.

Careful examination of Fig. 10.44 shows that the gain A'(s) is low because of the pole at 1. If we can somehow aliminate this pole, there tail er than locating point Y, drawing YY', and so on two can start from point Z at the frequency of the second pole, and draw the line // This would result in the open-loop curve 4" v), which shows considerably higher gain than A'(s).

Although it is not possible to climinate the pole at ' it is usually possible to shift that pole from to to to the This makes the pole dominant and eliminates the need for introducing an additional lower-frequency pole, as will be explained next.

10.13.2 Implementation

We shall now address the quision of implementing the frequency-compensation scheme assessed above. The amplifier circuit normally consists of a number of cascaded gain stages with each stage responsible for one or more of the transfer function poles. Through manual and, or computer analysis of the circuit, one identifies which stage introduces each of the important poles f_{P1} , f_{P2} , and so on. For the purpose of our discussion, assume that the tirst pole to is introduced at the interface between the two cascaded differential stages shown in Fig. 10.45(a). In Fig. 10.45 b) we show a simple small signal model of the circuit at this interface. Current source I_x represents the output-signal current of the Q -Q stage Resis tance R_i and capacitance C_x represent the total resistance and capacitance between the two nodes B and B'. It follows that the pole f_{p_1} is given by


$$f_{PV} = \frac{1}{2\pi C_{\nu} R_{\nu}} \tag{10.110}$$

Let us now connect the compensating capacitor (between nodes B and B' This will result in the modified equivalent circuit shown in Fig. 10.45(c) from which we see that the pole introduced will no longer be at to ather, the pole can be at any desired lower frequency f_D' :

$$t' = \frac{1}{2\pi(C + C)R} \tag{10.111}$$

We thus conclude that one can select an appropriate value for C to shift the pole frequency from to to the value to determined by point Z' in Fig. 10.44

At this uncture it should be pointed out that adding the capacitor C, will usually result in changes in the location of the other poles (those at t_0 and t_0). One might therefore need to calculate the new location of t_{-} and perform a few iterations to arrive at the required value lor 6






Figure 10.45 (a) I wo cascaded gain stages of a multistage amplifier (b) quitare to real attachments between the two stages in (a) (c) same circuit as in (b) but with a simple stage capacter (i.e., Note that the analysis here applies equally well to MOS amplifiers.

A disacvantage of this implementation method is that the required value of Clistic I, quite large. Thus if the amplifier to be compensated is an IC op a np, it will be diffic by probably impossible, to include this compensating capacitor or the IC chip i As pointed in Chapter 7 and in Appendix A, the maximum practical size of a monolithic capacity about 100 pF i An elegant solution to this problem is to connect the compensating capacitin the feedback path of an amplifier stage. Because of the Miller effect the compensations will be multiplied by the stage gain, resulting in a much larger effective capacitance. Furthermore, as explained later, another unexpected benefit accrues.

10.13.3 Miller Compensation and Pole Splitting

Figure 10.46 at shows one gain stage in a multistage amplifier. For simplicity, the stage is shown as a common-emitter amplifier out in practice it can be a more elaborate circuit the feedback path of this common-emitter stage we have placed a compensating expected.

Figure 10.46(b) shows a simplified equivalent circuit of the gain stage of Fig. 10.46. Here R_1 and C represent the total resistance and total capacitance between node B α ground. Similarly, R and C represent the total resistance and total capacitance between 10^{10} C and ground. Furthermore, it is assumed that C includes the Miller component duragazitance C and C includes the input capacitance of the succeeding amplifier stage. Finally, I represents the output signal current of the preceding stage.




Figure 10.46 (a) A gain stage in a multistage amplifier with a compensating capacitor connected in the feedback path, and (b) an equivalent circuit. Note that although a BJT is shown, the analysis applies equally well to the MOSFET case.

In the absence of the compensating capacitor C, we can see from Fig. 10.46(b) that there are two poles—one at the input and one at the output. Let us assume that these two poles are f_{P1} and f_{P2} of Fig. 10.44; thus,

$$t_{\ell} = \frac{1}{2\pi C_{\ell}R} \qquad t_{\ell} = \frac{1}{2\pi C_{\ell}R_{\ell}} \tag{10.112}$$

With C_f present, analysis of the circuit yields the transfer function

$$\frac{1}{1 + s[C(R) + C_1R) + C_2(R)R_1 + R_2(R) + S_2(C) + C_2(C) + C_2(R)R_2}$$
(10.113)

The zero is usually at a much higher frequency than the dominant pole, and we shall neglect its effect. The denominator polynomial D(s) can be written in the form

$$D(x) = -1 + \frac{x}{\omega_{P1}^2} - 1 + \frac{x}{\omega_{P2}} - 2 + 1 + x + \frac{1}{\omega_{P}^2} + \frac{1}{\omega_{P2}^2} + \frac{x^2}{\omega_{P}^2 + \omega_{P2}^2}$$
 (10.114)

where $m_{i,j}$ and $m_{i,j}$ are the new frequencies of the two poles. Normally one of the poles will be dominant, $m_{i,j} = \omega_{i,j}$. Thus,

$$D(x) = 1 + \frac{x}{m'} + \frac{x}{m'(m')}$$
 (10.115)

Equating the coefficients of v in the denominator of Eq. (10.113) and in Eq. (10.115) results in

$$\omega'_{i,1} = \frac{1}{C(R_1 + C_1 + C_2 + R_1 + R_2)}$$

which can be approximated by

$$\omega_i'$$
, $-\frac{1}{g_n R_2 C_i R}$ (10.116)

To obtain the we equate the coefficients of vitin the denon mator of Eq. [11] years Eq. (10.115) and use Eq. (10.116):

$$\omega_{P2}' \simeq \frac{g_{\sigma}C_{f}}{C_{1}C_{2} + C_{f}(C_{1} + C_{2})}$$
(10.)\(\frac{1}{2}\)

From Eqs. (1) 116) and (10.117) we see that is C is increase l o_k is educed a processed. This action is referred to as pole splitting. Note that the increase at o_k is beneficial, it allows us to more point Z (see Fig. (0.44) further to the first thus it is nigher compensated open loop gain. Finally, as to from Eq. 10.116) that C is night which the Miller-effect factor g h, thus resulting in a much larger effective cap chance g. In other words, the required value of C will be much smaller than that of C in Fig. (4)

Example 10.10

Consider an optamp whose open-loop transfer function is identical to that shown in Fig. 10.43. We wisn a compensate this optamp so that the closed-loop, implifier with resistive feedback is stable for any gain trei, for plup to limits). Assume that the optamp circuit includes a stage such as that of Fig. 10.46 vith a 100 pF (- 5 pF) and g₁₀ = 40 mA V, that the pole at this caused by the implicance in a fifth tistable in that the pole at this introduced by the imput circuit. Find the value of the compensating capacitor for tweases in the first it is connected between the input mode B and ground, or in the feedback path of the fraction.

Solution

First we determine R_1 and R_2 from

$$f_{P1} = 0.1 \text{ MHz} = \frac{1}{2\pi C_1 R_1}$$

Thus.

$$R = \frac{10^{5}}{2\pi} \Omega$$

$$f_{P2} = 1 \text{ MHz} = \frac{1}{2\pi C_{3}R_{2}}$$

Thus.

$$R_2 = \frac{10^5}{\pi} \Omega$$

If a conspensation capacitor C is connected across the input terminals of the transis or stege, then the frequency of the first pole changes from f_P to $f_D^{(r)}$:

$$f_D' = \frac{1}{2\pi(C_1 - C_C)R_1}$$

The second pole remains unchanged at 1 MHz. The required value for t', is determined by grawing a 10 dB decade in a from the 1-MHz frequency point on the 2c log(1, β) = 20 log 1 = 0 dB line. This line will intersect the 100-dB dc gain line at 10 Hz. Thus,

$$f_D' = 10 \text{ Hz} = \frac{1}{2\pi(C_1 + C_C)R_1}$$

which results in C = 1 µF, which is quite large and certainly cannot be included on the IC chip. Next, if a compensating canacitor C is connected in the feedback path of the transistor, then both poles change location to the values given by Eqs. (10.116) and (10.117).

$$f'_{P1} \simeq \frac{1}{2\pi g_m R_2 C_f R_1}$$
 $f'_{P2} = \frac{g_m C_f}{2\pi [C_1 C_2 + C_f (C_1 + C_2)]}$ (10.118)

To determine where we should ocate the first pole, we need to know the value of f. As an approximation, let us assume that $C_1 \ge C_2$, which enables us to obtain

$$f'_{P2} \simeq \frac{g_m}{2\pi(C_1 + C_2)} = 60.6 \text{ MHz}$$

Thus it appears that this pole will move to a frequency higher than t_0 (which is 10 MHz). Let us therefore assume that the second pole will be at t_0 . This requires that the first pole be located at

$$f'_{P1} = \frac{f_{P3}}{4_0} = \frac{10^7 \text{ Hz}}{10^5} = 100 \text{ Hz}$$

Thus.

$$f_{P1}' = 100 \text{ Hz} = \frac{1}{2 \pi e_n R_1 C_r R}$$

which results in C = 78.5 of. Although this value is indeed much greater than C, we can determine the location of the pole f s from Eq. (0.118) which yields $f_{\rm C} = 57.2$ MHz, confirming that this pole has indeed been moved past $f_{\rm fiv}$.

We conclude that using Miller compensation not only results in a much smaller compensating capacitor but, owing to pole splitting also chaples as to place the dominant pole a decade higher in frequency. This results in a wider bandwidth for the compensated op amp

HARRIES.

10.27 A multipole amplifier having a first pole at 1 MrL, and an open-loop gain of 100 dB is to be compensated for closed, oop gains as low as 20 dB by the introduction of a new dom nant pole. At what frequency must the new pole be placed?

Ans. 100 Hz

10.28 For the amplifier described in Exercise (0.27, rather than introducing a new dominant pole, we can use additional capacitance at the circuit node at which the first pole is formed to reduce the frequency of the first pole. If the frequency of the second pole is 10 MHz and if it remains unchanged while additional capacitance is introduced as mentioned, find the frequency to which the first pole must be lowered so that the resulting amplifier is stable for closed-loop gains as low as 2.1 dB. By what factor must the capacitance at the controlling node be increased?

Ans. 1000 Hz: 1000

Summary

- Negative feedback is employed to make the amplifier gain less sensitive to component variations, to control input and output impedances; to extend bandwidth, to reduce nonlinear distortion; and to enhance signal-tointerference ratio.
- The advantages above are obtained at the expense of a reduction in gain and at the risk of the amplifier becoming unstable (that is, oscillating). The latter problem is solved by careful design.
- For each of the four basic types of amplifier, there is an appropriate feedback topology. The four topologies, together with their analysis procedure and their effects on input and output impedances, are summarized in Table 10.1 in Section 10.8.
- The key feedback parameters are the loop gain $(A\beta)$, which for negative feedback must be a positive dimensionless number, and the amount of feedback $(1 + A\beta)$. The latter directly determines gain reduction, gain desensitivity, bandwidth extension, and changes in R and R.
- Since A and β are in general frequency dependent, the poles of the feedback amplifier are obtained by solving the characteristic equation $1 + 4(s)\beta(s) = 0$.

- For the feedback amplifier to be stable, its poles must be in the left half of the v plane
- Stability is guaranteed if at the frequency for which the phase angle of $A\beta$ is 180° (i.e., ω_{180}). $|A\beta|$ is less than unity; the amount by which it is less than unity, expressed in decibels, is the gain margin. Alternatively, the amplifier is stable if, at the frequency at which $|A\beta| = 1$, the pass angle is less than 180° ; the difference is the phase margin.
- The stability of a feedback amplifier can be analyzed by constructing a Bode plot for |A| and superimposing of it a plot for $|A|\beta|$. Stability is guaranteed if the two plots intersect with a difference in slope no greater than 6 dB-octive
- To make a given amplifier stable for a given feedback factor B, the open-loop frequency response is suitably modified by a process known as frequency compensation.
- A popular method for frequency compensation inwher connecting a feedback capacitor across an inventing stage is the amplifier. This causes the pole formed at the input of the amplifier stage to shift to a lower frequency and thus be come dominant, while the pole formed at the output of the amplifier stage is moved to a very high frequency and thus becomes unimportant. This process is known as role splitting.

A CONTRACTOR

Computer Simulation Problems

Problems identified by this icon are intended to demonstrate the value of using SPICE simulation to verify hand analysis and design, and to investigate important issues such as allowable signal swing and amplifier nonlinear distortion. Instructions to assist in setting up PSpice and Multisim simulations for all the indicated problems can be found in the corresponding files on the disc. Note that if a particular parameter value is not specified in the problem statement, you are to make a reasonable assump in a cottool problem. In more difficult, wery challer engrander in the consuming. Didestern problem.

Section 10.1: The General Feedback Structure

10.1 A negative-feedback amplifier has a closed-loop gain $A_1 = 100$ and an open-loop gain $A_2 = 10^6$. What is the feedback factor $\beta^{1/2}$ If a manufacturing error results in a reduction of A to 10^3 , what closed-loop gain results? What is the percentage change in A_1 corresponding to this factor of 10 reduction in A?

10.2 Consider the op-amp circuit shown in Fig P10.2, where the op amp has infinite input resistance and 1000 put resistance but finite open-loop gain A.

(a) Convince yourself that $\beta = R_1/(R_1 + R_2)$ the If $R = 10 \text{ k}\Omega$ find R_2 that results in $A_2 = 10 \text{ k}V$ for the 1 flow neithbor cases (i) $A_1 = 1000 \text{ k}V$ (ii) A = 100 V/V; (iii) $A_1 = 12 \text{ V/V}$. (c) For each of the three cases in (b), find the percentage change in A_f that results when A decreases by 20%. Comment on the results




Figure P10.2

10.3 The noninverting buffer op-amp configuration shown in Fig. P10.3 provides a direct implementation of the feedback loop of Fig. 10.1. Assuming that the op amp has infinite input resistance and zero output resistance, what is β ? If 4 = 1000, what is the closed-loop voltage gain? What is the amount of feedback (in dB)? For $V_i = 1$ V, find V_0 and V_i . If 4 decreases by 10%, what is the corresponding percentage decrease in Δi ?




Figure P10.3

- 10.4 In a particular circuit represented by the block diagram of Fig. 10.1, a signal of 1 V from the source results in a difference signal of 10 mV being provided to the amplifying element A, and 10 V applied to the load. For this arrangement, identify the values of A and B that apply
- 10.5 Find the loop gain and the amount of feedback of a voltage amplifier for which A_i and $1/\beta$ differ by (a) 1%, (b) 5%, (c) 10%, (d) 50%.
- 10.6 In a particular amplifier design, the β network consists of a linear potentiometer for which β is 0.00 at one end, 1.00 at the other end, and 0.50 in the middle. As the potentiometer is adjusted, find the three values of closed-loop gain that result when the amplifier open-loop gain is (a) 1 V/V, (b) 10 V/V, (c) 100 V/V, (d) 10,000 V/V.
- 10.7 A newly constructed feedback amplifier undergues a performance test with the following results: With the feedback connection removed, a source signal of 5 mV is

required to provide a 10-V output to the load; with the feedback connected, a 10-V output requires a 200-mV source signal. For this amplifier, identify values of A, β , $A\beta$, the closed-loop gain, and the amount of feedback (in dB).

Section 10.2: Some Properties of Negative Feedback

- **10.8** For the negative-feedback loop of Fig. 10.1, find the loop gain $A\beta$ for which the sensitivity of closed-loop gain to open-loop gain [i.e., $(dA_f/A_f)/(dA/A)$] is -40 dB. For what value of $A\beta$ does the sensitivity become 1/2?
- **D 10.9** A designer is considering two possible designs of a feedback amplifier. The ultimate goal is $A_f = 20$ V/V. One design employs an amplifier for which A = 500 V/V and the other uses A = 250 V/V. Find β and the desensitivity factor in both cases. If the A = 500 amplifier units have a gain uncertainty of $\pm 10\%$, what is the gain uncertainty for the closed-loop amplifiers utilizing this amplifier type? If the same result is to be achieved with the A = 250 amplifier, what is the maximum allowable uncertainty in its gain?
- **D 10.10** A designer is required to achieve a closed-loop gain of 25 ± 1 % V/V using a basic amplifier whose gain variation is ± 10 %. What nominal value of A and β (assumed constant) are required?
- **D 10.11** A circuit designer requires a gain of $25 \pm 1 \% \text{ V/V}$ using an amplifier whose gain varies by a factor of 10 over temperature and time. What is the lowest gain required? The nominal gain? The value of β ?
- **D 10.12** A power amplifier employs an output stage whose gain varies from 2 to 12 for various reasons. What is the gain of an ideal (non varying) amplifier connected to drive it so that an overall gain with feedback of $100 \pm 5\%$ V/V can be achieved? What is the value of β to be used? What are the requirements if A_f must be held within $\pm 0.5\%$? For each of these situations, what preamplifier gain and feedback factor β are required if A_f is to be 10 V/V (with the two possible tolerances)?
- **D 10.13** It is required to design an amplifier with a gain of 100 that is accurate to within $\pm 1\%$. You have available amplifier stages with a gain of 1000 that is accurate to within $\pm 30\%$. Provide a design that uses a number of these gain stages in cascade, with each stage employing negative feedback of an appropriate amount. Obviously, your design should use the lowest possible number of stages while meeting specification.
- 10.14 Consider an amplifier having a midband gain A_{ij} and a low-frequency response characterized by a pole at $s = -\omega_i$ and a zero at s = 0. Let the amplifier be connected in a negative-feedback loop with a feedback factor β . Find an expres-

sion for the midband gain and the lower 3-dB frequency of the closed-loop amplifier. By what factor have both changed?

D •10.15 It is required to design an amplifier to have a nominal closed-loop gain of 10 V/V using a battery-operated amplifier whose gain reduces to half its normal full-battery value over the life of the battery. If only 2% drop in closed-loop gain is desired, what nominal open-loop amplifier gain must be used in the design? (Note that since the change in A is large, it is inaccurate to use differentials.) What value of β should be chosen? If component-value variation in the β network may produce as much as a $\pm 1\%$ variation in β , to what value must A be raised to ensure the required minimum gain?

10.16 A capacitively coupled amplifier has a midhand gain of 1000 V/V, a single high-frequency pole at 10 kHz, and a single low-frequency pole at 100 Hz. Negative teedback is employed so that the midband gain is reduced to 10. What are the upper and lower 3-dB frequencies of the closed-loop gain?

D 10.17 Low-cost audio power amplifiers often avoid direct coupling of the loudspeaker to the output stage because any resulting dc bias current in the speaker can use up (and thereby waste) its limited mechanical dynamic range. Unfortunately, the coupling capacitor needed can be large! But feedback helps. For example, for an 8- Ω loud-speaker and $f_I = 100\,$ Hz, what size capacitor is needed? Now, if feedback is arranged around the amplifier and the speaker so that a closed-loop gain $A_f = 10\,$ V/V is obtained from an amplifier whose open-loop gain is 1000 V/V, what value of f_{Lf} results? If the ultimate product-design specification requires a 50-Hz cutoff, what capacitor can be used?

D **10.18 It is required to design a de amplifier with a low-frequency gain of 1000 and a 3-dB frequency of 0.5 MHz. You have available gain stages with a gain of 1000 but with a dominant high-frequency pole at 10 kHz. Provide a design that employs a number of such stages in cascade, each with negative feedback of an appropriate amount. Use identical stages. [Hint: When negative feedback of an amount $(1 + A\beta)$ is employed around a gain stage, its x-dB frequency is increased by the factor $(1 + A\beta)$.]

D 10.19 Design a supply-ripple-reduced power amplifier for which the output stage can be modeled by the block diagram of Fig. 10.4, where A = 0.5 V/V, and the power-supply ripple $V_n = \pm 1$ V. A closed-loop gain of 10 V/V is desired. What is the gain of the tow-ripple preamplifier needed to reduce the output ripple to ± 100 mV? To ± 10 mV? To ± 1 mV? For each case, specify the value required for the feedback factor β .

D 10.20 Design a feedback amplifier that has a closed-orp gain of 100 V V and is relatively usens tive to change

m basic-amplifier gain. In particular, it should provite a reduction in A_1 to 99 V/V for a reduction in A to one-tenth is nominal value. What is the required loop gain? When all value of A is required? What value of β should be used What would the closed-loop gain become if 4 very increased tenfold? If A were made infinite?

D 10.21 A feedback amplifier is to be designed using a feedback loop connected around a two-stage amplifier the first stage is a direct-coupled, small-signa amplifier with high upper 3-dB frequency. The second stage is a poverouput stage with a midband gain of 10 VV and appearant lower 3-dB frequencies of 8 kHz and 80 Hz, respectively. The feedback amplifier should have a midband gair of 10 VV and an upper 3-dB frequency of 40 kHz. What is the required gain of the small-signal amplifier? What value if \$\beta\$ should be used? What does the lower 3-dB frequency of the overall amplifier become?

*10.22 The complementary BJT follower shown in Fig. P10.22(a) has the approximate transfer charactersing



Figure P10.22

shown in Fig. P10.22(b). Observe that for $-0.7 \text{ V} < v_i \le +0.7 \text{ V}$, the output is zero. This "dead band" leads to crossover distortion (see Section 11.3). Consider this follower to be driven by the output of a differential amplifier of gain 100 whose positive-input terminal is connected to the input signal source v_i and whose negative-input terminal is connected to the emitters of the follower. Sketch the transfer characteristic v_i versus v_i of the resulting feedback amplifier. What are the limits of the dead band, and what are the gains outside the dead band?

D 10.23 A particular amplifier has a nonlinear transfer characteristic that can be approximated as follows:

- (a) For small input signals, $|v_j| \le 10 \text{ mV}$, $|v_0|/|v_j| = 10^3$
- (b) For intermediate input signals, $10 \text{ mV} \le |v_I| \le 60 \text{ mV}$, $\Delta v_O / \Delta v_I = 10^2$
- (c) For large input signals, $|v_j| \ge 60 \text{ mV}$, the output saturates

If the amplifier is connected in a negative-feedback loop, find the feedback factor β that reduces the factor-of-10 change in gain (occurring at $|v_f| = 10$ mV) to only a 10% change. What is the transfer characteristic v_0 versus v_s of the amplifier with feedback?

Section 10.3: The Four Basic Feedback Topologies

D 10.24 For the feedback voltage amplifier of Fig. 10.7(a) let the op amp have an infinite input resistance, a zero output resistance, and a finite open-loop gain $A = 10^4$ V/V. If $R_1 = 1$ k Ω , find the value of R_2 that results in a closed-loop gain of 100 V/V. What does the gain become if R_1 is removed?

10.25 Consider the feedback voltage amplifier of Fig. 10.7(c). Neglect r_p and assume that $(R + R_2) \ge R_D$.

- (a) Find expressions for A and β and hence the amount of feedback.
- (b) Noting that the feedback can be eliminated by removing R_1 and R_2 and connecting the gate of Q to a constant do voltage (signal ground) give the input resistance R_t and the output resistance R_a of the open-loop amplifier.

(c) Using standard circuit analysis (i.e. without invoking the feedback approach), find the input resistance R_{if} and the output resistance R_{if} of the circuit in the 10 $^{-10}$ HeV does R_{if} relate to R_{i} , and R_{of} to R_{o} ?

10.26 The reciback current amplifier in Fig. PDi 26 utizes in open popular an input differential resistance $R_{\rm c}$, an open popular μ and in output resistance r. The patput current I that is defivered to the old resistance $R_{\rm c}$ is select by the fee thack network composed of the two resistances $R_{\rm c}$ and $R_{\rm c}$ and a fraction I is fee back to the unplane input node. Find expressions for I=I.

 $\beta = I_f/I_o$, and $A_c + I_c/I_c$, assuming that the feedback causes the voltage at the input node to be near ground. If the loop gain is large, what does the closed-loop current gain become? State precisely the condition under which this is obtained for $\mu = 10^4$ V V $R_c = 1$ M Ω , $r = 100 \Omega$, $R_c = 10$ K Ω . Find 4, β and 1




Figure P10.26

10.27 Figure P10.27 shows a feedback transconductance amplifier utilizing an optamp with open-loop gain μ , very large input resistance, and a very small output resistance, and an NMOS transistor Q. The amplifier delivers its output current to R_L . The feedback network, composed of resistor R, senses the equal current in the source ferminal of Q and delivers a proportional voltage Γ_r to the negative input terminal of the optamp




Figure P10 27

(a) Show that the feedback is negative (b) Open the feedback, oop by breaking the connection of R to the negative input of the aplamp and grounding the negative input terminal. Find an expression for $A \cap A_{+}$ (

- (c) Find an expression for $\beta \equiv V_j / I_o$.
- (d) Find an expression for $A_f \equiv \hat{I}_o / V_e$.
- (e) What is the condition to obtain $I_o = V_s/R^{\alpha}$

10.28 Figure P10.28 shows a feedback transconductance amplifier implemented using an op amp with open-loop gain μ , a very large input resistance, and an output resistance r_o . The output current I_o that is delivered to the load resistance R_t is sensed by the feedback network composed of the three resistances R_M , R_1 , and R_2 , and a proportional voltage V_f is fed back to the negative-input terminal of the op amp. Find expressions for $A = I_o/V$, $\beta = V_f/I_o$, and $A_f = I_o/V_s$. If the loop gain is large, find an approximate expression for A_c and state precisely the condition for which this applies




Figure P10.28

10.29 For the feedback transfessistance amplifier in Fig 10.11(d), use small-signal analysis to find the open-loop gain $A \equiv V_o/I_t$, the feedback factor $\beta \equiv I_f/V_o$, and the closed-loop gain $A_f \equiv V_o/I_s$. Neglect r_o of each of Q_t and Q_2 and assume that $R_C \ll \beta_2 R_E$ and $R_E \ll R_F$, and that the feedback causes the signal voltage at the input node to be nearly zero. Evaluate V_o/I_s for the following component values: $\beta_1 = \beta_2 = 100$, $R_C = R_E = 10$ k Ω , and $R_F = 100$ k Ω .

10.30 For the feedback transresistance amplifier in Fig. P10.30, let $R_F \gg R_C$ and $r_o \gg R_C$, and assume that the feedback causes the signal voltage at the input node to be nearly zero. Derive expressions for $A \equiv V_o/I_s$, $\beta \equiv I_f/V_o$, and $A_f \equiv V_o/I_s$. Find the value of A_f for the case of $R_C = 10 \text{ k}\Omega$, $R_F = 100 \text{ k}\Omega$, and the transistor current gain $\beta = 100$.

Section 10.4: The Feedback Voltage Amplifier (Series-Shunt)

10.31 A series-shunt feedback amplifier employs a basic amplifier with input and output resistances each of 2 k Ω and




Figure P10.30

gain A = 1000 V/V. The feedback factor $\beta = 0.1 \text{ V/V}$ Find the gain A_P the input resistance R_{ef} , and the output resistance R_{ef} of the closed-loop amplifier

10.32 For a particular amplifier connected in a feedback loop in which the output voltage is sampled, measurement of the output resistance before and after the loop is connected shows a change by a factor of 100 is the resistance with feedback higher or lower? What is the value of the loop gain AB° If R_{\circ} is 100 Ω , what is R_{\circ} without feedback?

10.33 The formulas for R_{if} and R_{of} in Eqs. (10.19) and (10.22), respectively, also apply for the case in which A is a function of frequency. In this case, the resulting impedance Z_{if} and Z_{of} will be functions of frequency. Consider the case of a series—shunt amplifier that has an input resistance R_{if} , and open-loop gain $A = A_0/(1 + (s/\omega_P))$, and a feedback factor β that is independent of frequency. Find Z_{if} and Z_{of} and give an equivalent circuit for each, together with the values of all the elements in the equivalent circuits.

10.34 A series-shunt feedback amplifier utilizes the feedback circuit shown in Fig. P10.34.

- (a) Find expressions for the h parameters of the feedback circuit (see Fig. 10.14b).
- (b) If $R_1 = 1 \text{ k}\Omega$ and $\beta = 0.01$, what are the values of all four h parameters? Give the units of each parameter.
- (c) For the case $R_s = 1 \text{ k}\Omega$ and $R_L = 1 \text{ k}\Omega$, sketch and abel an equivalent circuit following the model in Fig. 10.14(c)




Figure P10.34

10.35 A feedback amplifier utilizing voltage sampling and employing a basic voltage amplifier with a gain of 1000 V/V and an input resistance of 1000 Ω has a closed-loop input resistance of 10 k Ω . What is the closed-loop gain? If the basic amplifier is used to implement a unity-gain voltage buffer, what input resistance do you expect?

*10.36 In the series-shunt feedback amplifier shown in Fig P10.36, the transistors are biased with ideal current-sources $I_1=0.1\,$ mA and $I_2=1\,$ mA, the devices operate with $V_{BE}=0.7\,$ V and have $\beta_1=\beta_2=100.$ The input signal V_2 has a zero dc component. Resistances $R_1=100\,\Omega$, $R_1=1\,\mathrm{k}\Omega$, $R_2=10\,\mathrm{k}\Omega$, and $R_L=1\,\mathrm{k}\Omega$.

(a) If the loop gain is large, what do you expect the closed-loop gain V_0/V_s to be? Give both an expression and its approximate value.

(b) Find the dc emitter current in each of Q_1 and Q_2 . Also find the dc voltage at the emitter of Q_2

(c) Sketch the A circuit without the dc sources. Derive expressions for A, R_1 , and R_0 , and find their values.

(d) Give an expression for β and find its value

(e) Find the closed-loop gain V_o/V_s , the input resistance R_{in} , and the output resistance R_{out} . By what percentage does the value of A_f differ from the approximate value found in (a)?

Find D *10.37 Figure P10.37 shows a series-shunt amplifier with a feedback factor $\beta=1$. The amplifier is designed so that $v_0=0$ for $v_s=0$, with small deviations in v_0 from 0 V dc being minimized by the negative-feedback action. The technology utilized has $k_n'=2k_p'=120~\mu\text{A/V}^2$, $|V_i=0.7~\text{V}$, and $|V_A'|=24~\text{V/}\mu\text{m}$.

(a) Show that the feedback is negative

(b) With the feedback loop opened at the gate of Q_2 , and the gate terminals of Q_1 and Q_2 grounded, find the dc current and the overdrive voltage at which each of Q_1 to Q_2 is operating. Ignore the Early effect. Also find the dc voltage at the output

(c) Find g_m and r_o of each of the five transistors.

(d) Find the expressions and values of A and R_o . Assume that the bias current sources are ideal,

(e) Find the gain with feedback, A_j , and the output resistance R_{ij}

(f) How would you modify the circuit to realize a closed loop voltage gain of 5 V/V? What is the value of output resistance obtained?

D *10.38 Figure P10.38 shows a series-shunt amplifier in which the three MOSFETs are sized to operate at $|V_{OV}| = 0.2$ V Let $|V_I| = 0.5$ V and $|V_A| = 10$ V. The current sources utilize single transistors and thus have output resistances equal to r_o .

(a) Show that the feedback is negative.

(b) Assuming the loop gain to be large, what do you expect the closed-loop voltage gain V_o/V_s to be approximately?

(c) If V_3 has a zero dc component, find the dc voltages at nodes S_1 , G_2 , S_3 , and G_3 . Verify that each of the current sources has the minimum required dc voltage across it for proper operation.

(d) Find the A circuit. Calculate the gain of each of the three stages and the overall voltage gain, A.

[Hint: A CS amplifier with a resistance R_n in the source lead has an effective transconductance $g_m/(1+g_mR_s)$ and an output resistance $r_o(1+g_mR_s)$.]

(e) Find β

(f) Find $A_f = V_o/V_s$. By what percentage does this value differ from the approximate value obtained in (b)?

(g) Find the output resistance R_{out} .

D *10.39 The active-loaded differential amplifier in Fig. P10.39 has a feedback network consisting of the voltage divider (R_1, R_2) , with $R_1 + R_2 = 1$ M Ω . The devices are sized to operate at $|V_{OV}| = 0.2$ V. For all devices, $|V_A| = 10$ V. The input signal source has a zero dc component.




Figure P10.36




Figure P10 37




Figure P10 38

- (a) Show that the feedback is negative.
- (b) What do you expect the do voltage at the gate of Q_2 to be? At the output? (Neglect the Early effect.)
- ter Find the A circuit Derive an expression for A and find its
- (d) Selectivalues for R_1 and R_2 to obtain a closed-loop to tage each $V_o/V_s=5$ V/V.
- terfind he value of Rout.

- (t) Utilizing the open-entrant, closed top gard $S \setminus V_{tot}$ the value of R_{out} found in (e), find the value of the obtained when a resistance $R_L = 10 \text{ k}\Omega$ is continued to output.
- (g) As an alternative approach to (f) above which is of the A circuit including R_I . Then utilize the values it and R_2 found in (d) to determine β and A_f . Compare value of A_f to that found in (f).




Figure P10.39




Figure P10 40

D "10 40 The CMOS op amp in T ϵ P10 40ca) is fabricated in a Lipin technology for which k = 1 - 0.25 V $\mu = 2\mu$ ($\epsilon = 100 \text{ geV}$) and $\Gamma_{\epsilon} = 10 \text{ V}$ μ M transistors in the circuit base $\epsilon = 1 \mu$ in

tal Γ is required to perform a dc bias design of the circuit for this purpose let the two input terminals be at zero voits dc and neglect channel length mode attoint to clet $\Gamma_1=0$. Design to obtain $\Gamma_2=\Gamma_2=80$ μ V, $\Gamma_3=280$ μ V and

0, and operate a Litransistors except for the source tollowe. $Q_{\rm s}$ at $U_{\rm s}=0.25$ V. Assume that $Q_{\rm s}$ and $Q_{\rm s}$ are perfectly matched, and similarly for $Q_{\rm s}$ and $Q_{\rm d}$. For each transistor, find $I_{\rm s}$ and $J_{\rm s}$ L

(b) What is the allowable range of input common mode voltage?

- to Find g for each of Q_0, Q_0 , and Q_0
- (d) for cach transis or, calculate it


(e) The $100\text{-k}\Omega$ potentiometer shown in Fig. 10.40(b) is connected between the output terminal (Out) and the inverting input terminal (-In) to provide negative feedback whose amount is controlled by the setting of the wiper. A voltage signal V_s is applied between the noninverting input (+In) and ground. A load resistance $R_L = 100 \text{ k}\Omega$ is connected between the output terminal and ground. The potentiometer is adjusted to obtain a closed-loop gain $A_f \equiv V_o/V_s \cong 10 \text{ V/V}$.

Specify the required setting of the potentiometer by giving the values of R_1 and R_2 . Toward this end, find the A circuit (supply a circuit diagram), the value of A, the β circuit (supply a circuit diagram), and the value of β

(f) What is the output resistance of the freeback amplifier, excluding $R_{\rm c}$?

D *10.41 Figure P10.41 shows a series—shunt feedback amplifier without details of the bias circuit.

(a) Sketch the A circuit and the circuit for determining β



(b) Show that if AB is large then the closed-loop veltage gain is given approximately by

$$A_f = \frac{1}{V} - \frac{R_1 + R_2}{R_2}$$

(c) If R_s is selected equal to 50 Ω , find R_r that will result τ a closed loop gain of approximately 25 V/V

(d) If Q_1 is biased at 1 mA, Q_2 at 2 mA, and Q_1 at 5 mA, and assuming that the transistors have $h_R = 100$, find approximate values for R_{C1} and R_{C2} to obtain gains from the tages of the A circuit as follows: a voltage gain of Q of about -10 and a voltage gain of Q_2 of about -50

(e) For your design, what is the closed-loop voltage gate realized?

(f) Calculate the input and output resistances of the closed loop amplifier designed

*10.42 Figure P10.42 shows a three-stage feedback anputier:

 A_1 has an 82-k Ω differential input resistance, a 20-V/V open-circuit differential voltage gain, and a 3.2-k Ω cutput resistance

 A_2 has a 5-k Ω input resistance, a 20-mA/V short-order transconductance, and a 20-k Ω output resistance

 A_3 has a 20-k Ω input resistance, unity open-circuit veltage gain, and a 1-k Ω output resistance.

The feedback amplifier feeds a 1-k Ω load resistance and is feed by a signal source with a 9-k Ω resistance. The feedback network has R_1 = 10 k Ω and R_2 = 90 k Ω .

(a) Show that the feedback is negative.

(b) Supply the small-signal equivalent circuit.

(c) Sketch the A circuit and determine A.


(d) Find β and the amount of feedback.

(e) Find the closed-loop gain $A_f \equiv V_a/V_a$.

(f) Find the feedback amplifier's input resistance R_n

(g) Find the feedback amplifier's output resistance R_{out}

(1) If the high-frequency response of the open-loop gan AB dominated by a pole at 100 Hz, what is the upper 3-dB fit-quency of the closed-loop gam?



F - JF F'0 42

(i) If for some reason A_1 drops to half its nominal value, what is the percentage change to A_1 ?

Section 10.5: The Feedback Transconductance Amplifier (Series—Series)

10.43 A series-series feedback amplifier employs a transconductance amplifier having a short-circuit transconductance G_m of 0.5 A/V, input resistance of 10 k Ω , and output resistance of 100 k Ω . The feedback network has β = 100 Ω , an input resistance (with port 1 open-circuited) of 100 Ω , and an input resistance (with port 2 open-circuited) of 10 k Ω . The amplifier operates with a signal source having a resistance of 10 k Ω and with a load resistance of 10 k Ω . Find A_ℓ , $R_{\rm in}$, and $R_{\rm out}$

10.44 Reconsider the circuit in Fig. 10.23(a), analyzed in Example 10.6, this time with the output voltage taken at the emitter of Q_1 . In this case the feedback can be considered to be of the series—shunt type. Note that $R_{\rm E2}$ should now be considered part of the basic amplifier and not of the feedback network

(a) Determine β

(b) Find an approximate value for $A_f \equiv V_{e3}/V_s$ assuming that the loop gain remains large (a safe assumption, since the loop in fact does not change)

[Note: If you continue with the feedback analysis, you'll find that $A\beta$ in fact changes somewhat; this is a result of the different approximations made in the feedback analysis approach.]

- **D** *10.45 Figure P10.45 shows a feedback triple utilizing MOSFETs. All three MOSFETs are biased and sized to operate at $g_m = 4$ mA.V. You may neglect their r_o 's (except for the calculation of R_{out1} as indicated below).
- (a) Considering the feedback amplifier as a transconductance amplifier with output current I_o , find the value of R_F that results in a closed-loop transconductance of approximately 100 mA/V.
- (b) Sketch the A circuit and find the value of $A = I_o/V_i$.
- (c) Find $1 + A\beta$ and $A_f = V_o/I_s$. Compare to the value of A_f you designed for. What is the percentage difference? What resistance can you change to make A_f exactly 100 mA/V, and in which direction (increase or decrease)?
- (d) Assuming that $r_{o3} = 20 \text{ k}\Omega$, find the output resistance $R_{\text{out}1}$. Since the current sampled by the feedback network is exactly equal to the output current, you can use the feedback formula.
- (e) If the voltage V_o is taken as the output, in which case the amplifier becomes series—shunt feedback, what is the value of the closed-loop voltage gain V_o/V_R ? Assume that R_F has the original value you selected in (a) Note that in this case R_{S2} should be considered part of the amplifier and not the feedback network. The feedback analysis will reveal that $A\beta$ changes somewhat, which may be puzzling given that the feedback loop did not change. The change is due to the different approximation used.
- (f) What is the closed-loop output resistance $R_{\rm out2}$ of the voltage amplifier in (e) above?




Figure P10.45




Figure P10.46

- (a) Sketch the small-signal equivalent circuit and convince yourself that the feedback circuit is composed of resistor $R_{\rm F}$.
- (b) Find the A circuit and the β circuit.
- (c) Derive expressions for A, β , $(1 + A\beta)$, A_j , R_o , and R_{of} .
- **D 10.47** The transconductance amplifier in Fig. P10.47 utilizes a differential amplifier with gain μ and a very high input resistance. The differential amplifier drives a transistor Q characterized by its g_m and r_o . A resistor R_F senses the output current I_o .




Figure P10.47

- (a) For $A\beta > 1$, find an approximate expression for the closed-loop transconductance $A_f \equiv I_o/V_o$. Hence, select a value for R_F that results in $A_f \simeq 10$ mA/V.
- (b) Find the A circuit and derive an expression for A. Evaluate A for the case $\mu = 1000$ V/V, $g_m = 2$ mA/V, $r_o = 20$ k Ω , and the value of R_F you selected in (a).

- (c) Give an expression for $A\beta$ and evaluate its value and that of $1+A\beta$
- (d) Find the closed-loop gain A_f and compare to the value you anticipated in (a) above.
- (c) Find expressions and values for R_o and R_{oi}
- *10.48 It is required to show that the output resistance of the BJI circuit in Fig. P10.48 is given by

$$R_{o} = |r_{o} + [R_{e}]| (r_{\pi} + R_{h}) \} \left(1 + g_{m} r_{a} \frac{r_{\pi}}{r_{\pi} + R_{h'}} \right)$$

To derive this expression, set $V_s=0$, replace the BIT with its small-signal, hybrid- π model, apply a test votage V_s to the collector, and find the current I_x drawn from V_s and hence R_o as V_x/I_s . Note that the bias arrangement is not shown. For the case of $R_b=0$, find the maximum possible value for R_o . Note that this theoretical maximum is obtained when R_o is so large that the signal current in the emitter is nearly zero. In this case, with V_x applied and $V_s=0$, what is the current in the base, in the g_mV_n generator, and in r_o , all in terms of I_s ? Show these currents on a sketch of the equivalent circuit with R_o set to ∞ .




Figure P10.48

10.49 As we found out in Example 10.6, whenever the teedback network senses the emitter current of the BJT the feedback output resistance formula cannot predict the output resistance looking into the collector. To understand this issue more clearly, consider the feedback transconductance amplifier shown in Fig. P10.49(a). To determine the output resistance, we set $V_s = 0$ and apply a test voltage V_s to the collector, as shown in Fig. P10.49(b). Now, let V_s be increased to the point where the feedback signal across R_s equals the input to the positive terminal of the differential amplifier, now zero. Thus the signal current through R_s will be zero. By replacing the BJT with its hybrid- π model, show that

$$R_{\rm out} = r_R + (h_{fc} + 1)r_o = h_{fe}r_o$$

where h_{fe} is the transistor β . Thus for large amounts of feedback, R_{out} is limited to a maximum of $h_{fe}r_{o}$ independent of the amount of feedback of the amount of the object since no current flows through the feedback network h_f





Figure P10.49

This phenomenon does not occur in the MOSFET version of this circuit

10.50 For the feedback transconductance amplifier of Fig. 10.10(c) derive expressions for A, β , $A\beta$, A_f , R_o , and R_{of} . Evaluate A_f and R_{of} for the case of $g_{m1}=g_{m2}=5$ mA/V, $R_D=10$ k Ω , $r_{o2}=20$ k Ω , $R_F=100$ Ω , and $R_L=1$ k Ω . For simplicity, neglect r_{o1} and take r_{o2} into account only when calculating output resistances

D 10.51 For the feedback transconductance amplifier in Fig. P10.51, derive an approximate expression for the closed-loop transconductance $A_f = I_o/V_s$ for the case of $A\beta \gg 1$. Hence select a value for R_2 to obtain $A_f = 100$ mA/V. If Q is biased to obtain $g_m = 1$ mA/V, specify the value of the gain μ of the differential amplifier to obtain an amount of feedback of 60 dB. If Q has $r_o = 50$ k Ω , find the output resistance R_{ij}



10.52 All the MOS transistors in the feedback transconductance amplifier (series—series) of Fig. P10.52 are sized to operate at $|V_{OV}| = 0.2$ V. For all transistors, $|V_I| = 0.4$ V and $|V_A| = 20$ V.


- (a) If V_s has a zero dc component, find the dc voltage at the output, at the drain of Q_1 , and at the drain of Q_2 .
- (b) Find an approximate expression and value for $A_f \equiv I_o/V_s$ for the case $A\beta \gg 1$.
- (c) Use feedback analysis to obtain a more precise value for
- (d) Find the value of R_{out} .
- (e) If the voltage at the source of Q_5 is taken as the output, find the voltage gain using the value of I_o/V_x obtained in (c). Also find the output resistance of this series—shunt voltage amplifier.

Section 10.6: The Feedback Transresistance Amplifier (Shunt-Shunt)

10.53 For the transresistance amplifier analyzed in Example 10.7, use the formulas derived there to evaluate A_f , $R_{\rm in}$, and $R_{\rm out}$ when μ is one-tenth the value used in the example. That is, evaluate for $\mu=10^3$ V/V, $R_{\rm id}=\infty$, $r_o=100~\Omega$, $R_F=10~{\rm k}\Omega$, and $R_s=R_L=1~{\rm k}\Omega$. Compare to the corresponding values obtained in Example 10.7

10.54 Use the formulas derived in Example 10.7 to solve the problem in Exercise 10.15.

10.55 The CE BJT amplifier in Fig. P10.55 employs shunt—shunt feedback: Feedback resistor R_F senses the output voltage V_2 and provides a feedback current to the base node



F.gure P10.52




Figure P10.55

- (a) If $V_{\rm s}$ has a zero de component, find the de collector current of the BJT. Assume the transistor $\beta=100$
- (b) Find the small-signal equivalent circuit of the amplifier with the signal source represented by its Norton equivalent (as we usually do when the feedback connection at the input is shunt).
- (c) Find the A circuit and determine the value of A, R_i and R_α .
- (d) Find β and hence $A\beta$ and $1 + A\beta$.
- (e) Find A_f , R_{if} , and R_{of} and hence R_{in} and R_{out} .
- (1) What voltage gain V_0/V_0 is realized? How does this value compare to the ideal value obtained if the loop gain is very large and thus the signal voltage at the base becomes a most zero, like what happers in an ir verting op-amp or cuit). Note that this single-transistor poor-man's op amp is not that pad'

D 10.56 The circuit in Fig. P10.56 utilizes a voltage amplifier with gain μ in a shunt—shunt feedback topology with the feedback network composed of resistor R_k . In order to be able to use the feedback equations, you should first convert the signal source to its Norton representation. You will then see that all the formulas cerived in Example 107 apply here as we 1




Figure P10.56

- (a) If the loop gain is very large, what approximate closed-loop voltage gain V_o/V_s is realized? If $R_s=1~\rm k\Omega$, give the value of R_F that will result in $V_o/V_s=-10~\rm V/V$ (b) If the amplifier μ has a dc gain of $10^3~\rm V/V_s$ are inside resistance $R_{so}=100~\rm k\Omega$, and an output resistance $R_{so}=100~\rm k\Omega$, and an output resistance $R_{so}=100~\rm k\Omega$, and an output resistance and R_{out} (indicated on the circuit diagram). You may use formulas derived in Example 10.7.
- (c) If the amplifier μ has an upper 3 dB frequency of 1kHz and a uniform -20 -dB decade gain rolloff, what is the 3 frequency of the gain $|V_a/V_a|$?

10.57 The feedback transfessistance amplifier in Fig. P10.57 utilizes two identical MOSFETs biased by ideal current sources I=0.5 mA. The MOSFETs are sized to operate at $V_{OI}=0.2$ V and have $V_t=0.5$ V and $V_A=10$ V. The feedback resistance $R_F=10$ k Ω .

(a) If I_* has a zero dc component, find the dc voltage at the input, at the drain of Q_1 , and at the output.

(b) Find g_m and r_o of Q_1 and Q_2 .

(c) Provide the A circuit and derive an expression for A in terms of g_{m1} , r_{o1} , g_{m2} , r_{o2} , and R_F .

(d) What is β ? Give an expression for the loop gain $A\beta$ and the amount of feedback $(1 + A\beta)$.

(e) Derive an expression for A_f .

(f) Derive expressions for R_i , R_{in} , R_o , and R_{out} .

(g) Evaluate A, β , $A\beta$, A_f , R_i , R_o , R_{in} , and R_{out} for the component values given




Figure P10.57

10.58 Analyze the circuit in Fig. E10.15 from first principles (i.e., do not use the feedback approach) and hence show that

$$A_{t} = \frac{1}{T} - \frac{(R \parallel R + z_{m} - \frac{1}{R_{s}} (r_{m} \parallel R_{t}))}{1 + (R_{s} \parallel R_{f}) (g_{m} - \frac{1}{R_{s}}) (r_{o} \parallel R_{f}) / R_{f}}$$

Comparing this expression to the one given in Exercise 10.15, part (b), you will note that the only difference is that g_m has been replaced by $(g_m - 1/R_f)$. Note that $-1/R_f$ represents the forward transmission in the feedback network, which the feedback-analysis method neglects. What is the condition then for the feedback-analysis method to be teasonably accurate for this circuit?

10.59 For the shunt—shunt feedback amplifier of Fig. 10.11(c), derive expressions for A, β , $A\beta$, A_f , R_f , R_{if} , R_{or} and R_{of} in terms of g_{m1} , g_{m2} , R_{D1} , R_{D2} , and R_F . Neglect r_{o1} and r_{o2} . Present your expressions in a format that makes them easy to interpret (e.g., like those derived in Example 10.7 or those asked for in Exercise 10.15).

10.60 For the feedback transresistance amplifier in Fig. 10.11(d) let $V_{CC}=-V_{EE}=5$ V, $R_C=R_E=R_F=10$ k Ω . The transistors have $V_{BE}=0.7$ V and $\beta=100$.

(a) If I_s has a zero dc component, show that Q_1 and Q_2 are operating at dc collector currents of approximately 0.35 mA and 0.58 mA, respectively. What is the dc voltage at the output?

(b) Find the A circuit and the value of A, R_i , and R_o .

(c) Find the value of β , the loop gain, and the amount of feedback.

(d) Find $A_f \equiv V_o/I_s$, the input resistance R_{if} , and the output resistance R_{of} .

D **10.61 (a) Show that for the circuit in Fig. P10.61(a), if the loop gain is large, the voltage gain V_o / V_s is given approximately by

$$\frac{V_o}{V_o} \simeq -\frac{R_f}{R_o}$$

(b) Using three cascaded stages of the type shown in Fig. P10.61(b) to implement the amplifier μ , design a feedback amplifier with a voltage gain of approximately -100 V/V. The amplifier is to operate between a source resistance $R_i = 10 \text{ k}\Omega$ and a load resistance $R_i = 1 \text{ k}\Omega$. Calculate the actual value of V_o/V_s realized, the input resistance (excluding R_i), and the output resistance (excluding R_i). Assume that the BJTs have h_k of 100. [Note: In practice, the three amplifier stages are not made identical, for stability reasons.]

D 10.62 Negative feedback is to be used to modify the characteristics of a particular amplifier for various purposes. Identify the feedback topology to be used if:

(a) Input resistance is to be lowered and output resistance raised.

(b) Both input and output resistances are to be raised.

(c) Both input and output resistances are to be lowered.

Section 10.7: The Feedback Current Amplifier (Shunt–Series)

10.63 For the feedback current amplifier in Fig. 10.8(b):

(a) Provide the A circuit and derive expressions for R, and A Neglect r_0 of both transistors.

(b) Provide the β circuit and an expression for β .

(c) Find an expression for $A\beta$.




Figure P10.61

(d) For $g_{m1}=g_{m2}=5$ mA/V, $R_D=20$ k Ω , $R_W=10$ k Ω , and $R_F=90$ k Ω , find the values of A, β , $A\beta$, A_f , R_1 , and R_W . (e) If $r_{\alpha Z}=20$ k Ω and $R_L=1$ k Ω , find the output resistance as seen by R_L .

D 10.64 Design the feedback current amplifier of Fig. 10.31(a) to meet the following specifications:

(i)
$$A_f \equiv I_o/I_s = -100 \text{ A/A}$$

(iii)
$$R_m = 1 \text{ k}\Omega$$

Specify the values of R_1 , R_2 and μ . Assume that the amplifier μ has infinite input resistance and that $R_3 = \infty$. First obtain an approximate value of μ utilizing the approximate formulas derived in Example 108. Then with the knowledge that for the MOSFET, $g_m = 5$ mA/V and $r_o = 20 \text{ k}\Omega$, modify the value of μ to meet the design specifications. What R_{out} is obtained?

10.65 The feedback current amplifier in Fig. P10.65 utilizes two identical NMOS transistors sized so that at $I_D = 0.2$ mA they operate at $V_{OV} = 0.2$ V Both devices have $V_I = 0.5$ V and $V_A = 10$ V.




Figure P10.65

(a) If I_s has zero dc component, show that both Q_1 and Q_2 are operating at $I_D=0.2\,$ mA. What is the dc voltage at the input?

(b) Find g_m and r_0 for each of Q_1 and Q_2

(c) Find the A circuit and the value of R_1 , A, and R_2

(d) Find the value of β .

(e) Find $A\beta$ and A_{i} .

(f) Find R_{in} and R_{out}

*10.66 The feedback current amphilier in Fig P10.66(a) can be thought of as a "super" CG transistor. Note that refer than connecting the gate of Q_1 to signal ground, ar ampifier is placed between source and gate

(a) If μ is very large, what is the signal voltage at the upper terminal? What is the input resistance? What is the curent gain I_0/I_s ?

(b) For finite μ but assuming that the input resistance of the amplifier μ is very large, find the A circuit and drive expressions for A, R_1 , and R_2

(c) What is the value of β ?

(d) Find $A\beta$ and A_f . If μ is large, what is the value of A_f ?

(e) Find R_{in} and R_{out} assuming the loop gain is large.

(f) The "super" CG transistor can be utilized in the cascular configuration shown in Fig. P10.66(b), where V_o is add has voltage. Replacing Q_1 by its small-signal model, use the analogy of the resulting circuit to that in Fig. P10.66(a) to find I_o and R_{out} .

*10.67 Figure P10.67 shows an interesting and very useful application of feedback to improve the performance of the current mirror formed by Q_1 and Q_2 . Rather than connecting the drain of Q_1 to the gate as is the case in a male current mirrors, an amplifier of gain $+\mu$ is connected between the drain and the gate. Note that the feedback loop does not include transistor Q_2 . The feedback loop ensures that the




Figure P10.66

value of the gate-to-source voltage of Q_1 is such that I_{o1} equals I. This repulated I is also applied to Q_2 . Thus, if W/L of Q_2 is n times W/L of Q_1 , $I_{o2} = nI_{o1} = nI_s$. This current tracking, however, is not regulated by the feedback loop.




Figure P10 67

at Show that the feedback is negative

If μ is very large and the input resistance of the amplifier μ is infinite, what devoltage appears at the drain of O of Q_{ij} is to operate at an overdrive voltage of 0.2 V, what is the minimum value that $\Gamma_{ij} = \max$ have

to Replacing Q_1 by its small-signal mode, find an expression for the small signal input resistance R_1 assuming firite gain but refinite input resistance for the in-pliffer μ . Note that here it is much easier to do the analysis directly than to use the feedback analysis approach

(d) What is the output resistance R_{ij} ,

*10.68 The circuit in Fig. P10.68 is an implementation of a purocular circuit binding block known is second-generation current convoyer (CCE). It has three terminals besides ground a α and β . The heart of the circuit is the feedback amplifier consisting of the differential amp if er μ

and the complementary source follower (Q_X, Q_P) (Note that this feedback circuit is one we have encountered a number of times in this chapter, a best with only one source tollower transistor). In the following, assume that the differential amplifier has a very large gain μ and infinite differential input resistance. Also, of the two current mirrors have unity current-transfer ratios.




Figure P10 68

(a) If a resistance R is connected between τ and ground, a coltage signal V_{τ} is connected between τ and ground, and τ is short-circuited to ground. Find the current V_{τ} through the

short circuit. Show how this current is developed and its path for V_x positive and for V_z negative

(b) If x is connected to ground, a current source I_y is connected to input terminal y, and z is connected to ground, what voltage appears at y and what is the input resistance seen by I_x ? What is the current I_z that flows through the output short circuit? Also, explain the current flow through the circuit for I_x positive and for I_y negative.

(c) What is the output resistance at z?

*10.69 For the amplifier circuit in Fig. P10.69, assuming that V_1 has a zero dc component, find the dc voltages at all nodes and the dc emitter currents of Q_1 and Q_2 . Let the BJTs have $\beta = 100$. Use feedback analysis to find $V_0 \times V_1$ and R_0 . Let $V_{R\delta} = 0.7 \text{V}$.





Figure P10.69

10 70 The feedback amplifier of Fig. P10 70 consists of a common-gate amplifier formed by Q_1 and R_2 , and a feedback circuit formed by the capacitive divider (C_1, C_2) and the common-source transistor Q_1 . Note that the bias circuit for Q_1 is not shown. It is required to derive expressions for $A_1 \equiv V_0/I_1$, R_{10} , and R_{001} . Assume that C_1 and C_2 are sufficiently small that their loading effect on the basic amplifier can be neglected. Also neglect r_0 . Find the values of A_0 R_{10} , and R_{001} for the case in which $g_{m1} = 5$ mA/V, $R_D = 10$ k Ω , $C_1 = 0.9$ pF, $C_2 = 0.1$ pF, and $g_{mf} = 1$ mA/V.

Theore P10.71 shows a feedback amplifier utilizing the shunt—series topology. All transistors have $\beta = 100$ and $V_{BE} = 0.7$ V. Neglect r_o except in (f).

(a) Perform a dc analysis to find the dc emitter currents in Q_1 and Q_2 and hence determine their small-signal parameters



(b) Replacing the BJTs with their hybrid- π models, give he equivalent circuit of the feedback amplifier

(c) Give the A circuit and determine A, R, and R_o . Note that R_o is the resistance determined by breaking the smitter loop of Q_2 and measuring the resistance between the terminals thus created.

(d) Find the β circuit and determine the value of β .

(e) Find $A\beta$, $1 + A\beta$, A_f , R_{if} , and R_{of} . Note that R_{of} represents the resistance that in effect appears in the emitter of Q_2 as a result of the feedback.

(f) Determine $I_{\text{out}}/I_{\text{in}}$, R_{in} , and R_{out} . To determine R_{out} use $V_{A2} = 75$ V and recall that the maximum possible output resistance looking into the collector of a 3JT is approximately βr_o , where β is the BJT's β (see Problem 10.49).

Section 10.9: Determining the Loop Gain

10.72 Derive an expression for the loop gain $A\beta$ of the feedback amplifier in Fig. 10.22 (a) (Example 10.5). Set $V_1 = 0$, break the loop at the gate of Q_2 , apply a test voltage V_1 to the gate of Q_2 , and determine the voltage V_2 , that appears at the output of amplifier A_1 . Put your expression in the form in Eq. (10.36) and indicate the difference.

10.73 It is required to determine the loop gain of the amplifier circuit shown in Fig. P10.41. The most convenient place to break the loop is at the base of Q_1 . Thus, connect a resistance equal to r_{ni} between the collector of Q_1 and ground, apply a test voltage V_i to the base of Q_2 , and determine the returned voltage at the collector of Q_1 (with V_i set to zero, of course). Show that




Figure P10.71

$$A\beta = \frac{g_{m2}R_{C2}(h_{fe3} + 1)}{R_{C2} + (h_{fe3} + 1)!(r + R_{-1} + R_{-1})!} \times \frac{\alpha_1 R_1}{R_E + r_{e1}} (R_{C1} || r_{\pi 2})$$

10.74 Show that the loop gain of the amplifier circuit in Fig P10.52 is

$$A\beta = g_{m1,2}(r_{o2} \parallel r_{o4}) \frac{R_{F\parallel \dots}}{(R_{F\parallel} \parallel r_{o5}) + 1/g_{m1}}$$

where $g_{m1,2}$ is the g_m of each of Q, and Q,

10.75 Derive an expression for the loop gain of the feedback circuit shown in Fig. P10.26. Assume that the op amp is modeled by an input resistance R_{np} an open-circuit voltage gain μ , and an output resistance r_n

*10.76 Find the loop gain of the feedback amplifier shown in Fig. P10.37 by breaking the loop at the gate of Q_2 (and, of course, setting $v_s = 0$). Use the values given in the statement of Problem 10.37. Determine the value of R_{col}

10.77 Derive an expression for the loop gain of the feedback amplifier shown in Fig. 10.27(a) (Example 10.7). Evaluate $A\beta$ for the component values given in Example 10.7 and compare to the value determined there.

10.78 Derive an expression for the loop gain of the feedback amplifier in Fig. 10.31(a) (Example 10.8). Evaluate $A\beta$ for the component values given in Example 10.8 and compare to the result found there.

10.79 For the feedback amplifier in Fig. P10.70, set $I_r = 0$ and derive an expression for the loop gain by breaking the loop at the gate terminal of transistor Q_r . Refer to Problem .0.70 for more details.

Section 10.10: The Stability Problem

10.80 An op amp designed to have a low-frequency gain of 10^{3} and a high-frequency response dominated by a single pole at 100 rad/s, acquires, through a manufacturing error, a pair of additional poles at 10,000 rad/s. At what frequency does the total phase shift reach 180° ? At this frequency, for what value of β , assumed to be frequency independent, does the loop gain reach a value of unity? What is the corresponding value of closed-loop gain at low frequencies?

*10.81 For the situation described in Problem 10.80, sketch Nyquist plots for $\beta = 1.0$ and 10^{-3} . (Plot for $\omega = 0$ rad/s, 10° rad/s, 10° rad/s, and ∞ rad/s.)

10.82 An op amp having a low-frequency gain of 10' and a single-pole rolloff at 10^4 rad/s is connected in a negative-feedback loop via a feedback network having a transmission k and a two-pole rolloff at 10^4 rad/s. Find the value of k above which the closed-loop amplifier becomes unstable.

10.83 Consider a feedback amplifier for which the openloop gain A(s) is given by

$$A(s) = \frac{1000}{(1+\sqrt{10^{\circ}})(1+\sqrt{10^{\circ}})}$$

If the feedback factor β is independent of frequency, find the frequency at which the phase shift is 180°, and find the critical value of β at which oscillation will commence.

Section 10.11: Effect of Feedback on the Amplifier Poles

10.84 A dc amptifier having a single-pole response with pole frequency 10 Hz and unity-gain frequency of 1 MHz is operated in a loop whose frequency-independent feedback factor is 0.01. Find the low-frequency gain, the 3-dB

frequency, and the unity-gain frequency of the closed-loop amplifier. By what factor does the pole shift?

- *10.85 An amplifier having a low-frequency gain of 10 and poles at 10^4 Hz and 10^5 Hz is operated in a closed negative-feedback loop with a frequency-independent β
- (a) For what value of β do the closed loop poles become coincident? At what frequency?
- (b) What is the low-frequency gain corresponding to the situation in (a)? What is the value of the closed-loop gain at the frequency of the coincident poles?
- (c) What is the value of Q corresponding to the situation in (a)?
- (d) If β is increased by a factor of 10, what are the new pole locations? What is the corresponding pole Q^{α}
- **D 10.86** A dc amplifier has an open-loop gain of 1000 and two poles, a dominant one at 1 kHz and a high-frequency one whose location can be controlled. It is required to connect this amplifier in a negative-feedback loop that provides a dc closed-loop gain of 10 and a maximally flat response. Find the required value of β and the frequency at which the second pole should be placed.
- 10.87 Reconsider Example 10.9 with the circuit in Fig. 10.40 modified to incorporate a so-called tapered network, in which the components immediately adjacent to the amplifier input are raised in impedance to C/10 and 10R. Find expressions for the resulting pole frequency ω_0 and Q factor. For what value of K does the response become maximally flat? For what value of K does the circuit oscillate?
- 10.88 Three identical inverting amplifier stages each characterized by a low frequency gain K and a single-pole response with $f_{3.09} = 100$ kHz are connected in a feedback loop with $\beta = 1$. What is the minimum value of K at which the circuit oscillates? What would the frequency of oscillation be?

Section 10.12: Stability Study Using Bode Plots

- 10.89 Reconsider Exercise 10.24 for the case of the opamp wired as a unity-gain buffer. At what frequency is $|A\beta| = 1$? What is the corresponding phase margin?
- 10.90 Reconsider Exercise 10.24 for the case of a manufacturing error introducing a second pole at 10^4 Hz. What is now the trequency for which $|A\beta| = 1$? What is the corresponding phase margin? For what values of β is the phase margin 45° or more?
- 10.91 For what phase margin does the gain peaking have a value of St. (OI 11/2) OI (11/1B) OI adB t. Herr Cac the result in Eq. 10.105 [

- 10.92 An amplifier has a dc gam of 10^6 and poles at 10 Hz, 3.16×10^6 Hz, and 10^6 Hz. Find the value of β_{c} and 0^6 corresponding closed-loop gain, for which a phase marg of 45° is obtained.
- 10.93 A two-pole amplifier for which $A_0 = 10^4$ and $h_{\rm dotal}$ poles at 1 MHz and 10 MHz is to be connected as a differentiator. On the basis of the rate-of-closure rule, what is the smallest differentiator time constant for which operation x stable? What are the corresponding gain and phase margins
- 10.94 For the amplifier described by Fig. 10.43 and with frequency-independent feedback, what is the minimum closed-loop voltage gain that can be obtained for phase margins of 90° and 45°?

Section 10.13: Frequency Compensation

- D 10.95 A multipole amplifier having a first pole at 3 MHz and a dc open-loop gain of 60 dB is to be compensated for closed-loop gains as low as unity by the introduction of a new dominant pole. At what frequency must the new pole be placed?
- D 10.96 For the amplifier described in Problem 10.95 rather than introducing a new dominant pole we can we additional capacitance at the circuit node at which the pole is formed to reduce the frequency of the first pole If the frequency of the second pole is 15 MHz and if it remains unchanged while additional capacitance is introduced as mentioned, find the frequency to which the first pole must be lowered so that the resulting amplifier is stable for closed-loop gains as low as unity. By what factor is the capacitance at the controlling node increased."
- **10.97** Contemplate the effects of pole splitting by considering Eqs. (10.112), (10.116), and (10.117) under the conditions that $R = R_2 = R$, $C_2 = C_1/10 = C$, $C_1 \ge C$, and $g_n = .00$ R, by calculating ω_{p_1} , ω_{p_2} , and ω_{p_3} , ω_{p_2} .
- **D 10.98** An op amp with open-loop voltage gain of 10° and poles at 10° Hz, 10° Hz, and 10° Hz is to be compersated by the addition of a fourth dominant pole to operate stably with unity feedback ($\beta = 1$). What is the frequency of the required dominant pole? The compensation network be to consist of an RC low-pass network placed in the negative feedback path of the op amp. The de hias conditions are such that a 1-M\Omega resistor can be tolerated in series with each of the negative and positive input terminals. What capacitor is required between the negative input and ground to implement the required fourth pole?
- D *10.99 An op amp with an open-loop voltage gain of \$0.4B and 5. ks. at 10' Hz 10' Hz, and 2. 10° Hz is to be compensated to be stable for anity β . Assume that the

amp incorporates an amplifier equivalent to that in Fig. 10.46, with $C_1 = 150$ pF, $C_2 = 5$ pF, and $g_{\infty} = 40$ mA/V, and that f_{P} is caused by the input circuit and f_{γ} by the output circuit of this amplifier. Find the required value of the compensating Miller capacitance and the new frequency of the output pole.

**10.100 The op amp in the circuit of Fig. P10.1(a) has an open-loop gain of 10^5 and a single pole rollott with $\omega_{\text{tdb}} = 10$ rad/s.

- (a) Sketch a Bode plot for the loop gain
- (b) Find the frequency at which $|A\beta| = 1$, and find the corresponding phase margin.
- (c) Find the closed-loop transfer function, including its zero and poles. Sketch a pole zero plot. Sketch the magnitude of the transfer function versus frequency, and label the important parameters on your sketch




Figure P10 100

CHAPTER 11

Output Stages and Power Amplifiers

Introduction 911

- 11.1 Classification of Output Stages 912
- 11.2 Class A Output Stage 913
- 11.3 Class B Output Stage 918
- 11.4 Class AB Output Stage 924
- 11.5 Biasing the Class AB Circuit 929
- 11.6 CMOS Class AB Output Stages 933

- 11.7 Power BJTs 943
- 11.8 Variations on the Class AB
 Configuration 950
- 11.9 IC Power Amplifiers 955
- 11.10 MOS Power Transistors 962

Summary 967

Problems 968

IN THIS CHAPTER YOU WILL LEARN

- 1. The classification of amplifier output stages on the basis of the fraction of the cycle of an input sine wave during which the transistor conducts
- 2. Analysis and design of a variety of output-stage types ranging from the simple but power-inefficient emitter follower (class A) to the popular push-pull class AB circuit in both bipolar and CMOS technologies
- 3 Thermal considerations in the design and fabrication of high-outputpower circuits
- 4 Useful and interesting circuit techniques employed in the design of power amplifiers
- 5 Special types of MOS transistors opt mized for high-power applications

Introduction

An important function of the output stage is to provide the amplifier with a low output resistance so that it can deliver the output signal to the load without loss of gain. Since the output stage is the final stage of the amplifier it usually deals with relatively large signals. Thus the small-signal approximations and models either are not applicable or must be used with care. Nevertheless, linearity remains a very important requirement. In fact, a measure of goodness of the output stage is the total harmonic distortion (THD) it introduces. This is the rms value of the harmonic components of the output signal, excluding the fundamental, expressed as a percentage of the tims of the fundamental. A high-fidelity audio power amplifier features a THD of the order of a fraction of a percent.


The most challenging requirement in the design of an output stage is for it to deliver the recuired amount of power to the load in an ethicient manner. This implies that the power disciplified in the output-stage transistors must be as low as possible. This requirement stems mainly from the fact that the power dissipated in a transistor raises its internal junction temperature, and there is a maximum temperature (in the range of 150°C to 200°C for silicon devices) above which the transistor is destroyed. A high power-conversion efficiency also may be required to prolong the 1 fe of batteries employed in battery-powered circuits, to permit a smaller, lower-cost power supply, or to obviate the need for cooling fans.

We begin this chapter with a study of the various output-stage configurations employed in amplifiers that hand e both low and high power. In this context, "high power" generally means greater than 1 W. We then consider the specific requirements of BJTs employed in the design of high-power output stages, called **power transistors**. Special attention will be paid to the thermal properties of such transistors.

A power amplifier is simply at the fier with a high power output stage I say of discrete, and integrated-circuit power amplifiers will be are ented. Since BITs catdle nuch larger currents than MOSELIS, they are prefer ed to the design of output start Never he ess, some interesting CMOS output stages are also studied

11.1 Classification of Output Stages

Output stages are classified according to the collector current waveform that resums are a input signal is applied. Figure 11.1 il ustrates the classification for the case of a singleinput signal. The class A stage, whose associated waveform is shown in Fig. 1. that ed at a current / greater than the amplitude of the signal timent. / Thus the transsection are ass. A stage or in locks for the entire croice of the input signal, that is, the cor he for a is 350. In contrast, the class B stage, whose associated waveform is shown in Fig. 1997. is biased at zero de current. Thus a transistiv in a class B stage conduits for our harms excle of the input's ne wave, resulting this conduction angle of 180. As will be seen as



Engure 11.1 Collective prioritists of translators operating in (a) class \ (b) less 3 (c) . All and (d) lass Camp ther status

the negative halves of the sinusoid will be supplied by another transistor that also operates in the class B mode and conducts during the alternate half-eveles

An intermediate class between A and B appropriately named class AB, involves biasing the transistor at a nonzero de current much smaller than the peak current of the sine wave signal. As a result, the transistor conducts for an interval slightly greater than half a cycle, as if a strated in 1 (2) 1 (2) The resulting conduction angle is greater than 180, but much less than 360°. The class AB stage has another transistor that conducts for an interval slightly greater than that of the negative half-cycle, and the currents from the two transistors are combined in the load. It follows that, during the intervals near the zero crossings of the input sinusoid, both transistors conduct.

Figure 11.1(d) shows the collector-current waveform for a transistor operated as a class (amplifier. Observe that the transistor conducts for an interval shorter than that of a half cycle; that is, the conduction angle is less than 180. The result is the periodically pulsating current waveform shown. To obtain a sinusoidal output voltage, this current is passed through a parallel LC circuit, tuned to the frequency of the input sinusoid. The tuned circuit acts as a bandpass filter (Chapter 16) and provides an output voltage proportional to the amplitude of the fundamental component in the Fourier-series representation of the current waveform.

Class A AB and B implifiers are staffed in this chapter. They are employed as output stacks of optimps and audio power imprifiers in the latter application, class AB is the preferred choice, for reasons that will be explained in the sections to follow. Class C amplifiers are usually employed for radio-frequency (RF) power amplification (required, e.g., in mobile phones and radio and TV transmitters). The design of class C amphifiers is a rather specialized topic and is not included in this book. However, we should point out that the tuned-resonator oscillator circuits described in Chapter 17 operate inherently in the class C mode.

Although the BJT has been used to illustrate the definition of the various output-stage classes, the same classification applies to output stages implemented with MOSFETs. Furthermore, the classification above extends to amplifier stages other than those used at the output In this regard, all the common-emitter, common-base, and common-collector amplifiers (and their FET counterparts) studied in earlier chapters fall into the class A category

11.2 Class A Output Stage

Because of its low output resistance, the emitter follower is the most popular class A output stage. We have already studied the emitter follower in Chapter 6, in the following we consider its large-signal operation.

11.2.1 Transfer Characteristic

Figure 11.2 shows an emitter to lower Q biased with a constant current I supplied by transistor Q. Since the emitter current r = I + r, the bias current I must be greater than the largest negative and current, otherwise, Q cuts off and class. A operation will no longer be maintained

The transfer characteristic of the emitter follower of Fig. 11.2 is described by

(11.b)

where γ_i depends on the emitter current γ_i and thus on the load current i. If we neglect the t latively small changes in 60 mV for every factor of 10 change in emitter current), the




Figure 11.2 An emitter follower Q biased with a constant current I supplied by transistor Q_2 .

linear transfer curve shown in Fig. 11.3 results. As indicated, the positive limit of the linear region is determined by the saturation of Q_1 ; thus

$$v_{Omax} = V_{CC} - V_{CE1sat}$$
 (11.2)

In the negative direction, depending on the values of I and R, the limit of the linear renormed either by Q_1 turning off,

$$v_{Omin} = -IR_L \tag{113}$$




Figure 11.3 Transfer characteristic of the emitter follower in Fig. 11.2. This linear characteristic obtained by neelecting the characteristic of the instrument positive on participation find by the same of Q, in the negative direction, the limit of the linear region is determined of the by Q turning of the Q saturating, depending on the values of I and R,

915

or by Q_2 saturating,

$$v_{Omin} = -V_{CC} + V_{CE2sat} \tag{11.4}$$

The absolutely lowest (most negative) output voltage is that given by Eq. (11.4) and is achieved provided the bias current / is greater than the magnitude of the corresponding load current,

$$I \ge \frac{\left| -V_{CC} + V_{CE2sat} \right|}{R_I} \tag{11.5}$$

- D11.1 For the emitter follower in Fig. 11.2, V₁ = 15 V, V₂ = 0.2 V, V₃₀ = 0.7 V and constant, and β is very high. Find the value of R that will establish a bias current sufficiently large to allow the largest possible output signal swing for R = 1 kΩ. Determine the resulting output signal swing and the minimum and maximum emitter currents for Q₁.
 Ans. 0.97 kΩ; -14.8 V to +14.8 V; 0 to 29.6 mA
 - 11.2 For the emitter 'ollower of Exercise 11.1, in which I = 14.8 mA, consider the case in which its limited to the range = 10 V to ±10 V.1 et Q have τ_m = 0.6 V at τ_c = 1 mA, and assume α = 1.1 ind τ corresponding to = ±10 V, 0 V, and ±10 V. At each of these points, use small-signal and vsis to determine the voltage gain. Note that the incremental voltage gain gives the slope of the versus-v, characteristic.

Ans. -9.36 V, 0.67 V, 10 68 V; 0.995 V/V, 0.998 V/V, 0.999 V/V

11.2.2 Signal Waveforms

Consider the operation of the emitter tollower circuit of Fig. 11.2 for sine-wave input Neglecting $V_{\rm max}$, we see that if the bias current I is properly selected, the output voltage can swing from $V_{\rm max}$ to $+V_{\rm max}$ with the quiescent value being zero, as shown in Fig. 11.4(a). Figure 11.4(b) shows the corresponding waveform of $V_{\rm max}$, $V_{\rm max}$, Now, assuming that the bias current I is selected to allow a maximum negative load current of $V_{\rm max}$, $V_{\rm max}$, that is,

$$I = V_{CC}/R_L$$

the collector current of Q will have the waveform shown in Fig. 11.4(c). Finally, Fig. 11.4(d) shows the waveform of the instantaneous power dissipation in Q,

$$p_{D1} \equiv v_{CE1} t_{C1} \tag{11.6}$$

11.2.3 Power Dissipation

Figure 11.4(d) indicates that the maximum instantaneous power dissipation in Q is I. I. This is equal to the power dissipation in Q with no input signal applied that is, the quiescent power dissipation. Thus the emitter-follower transistor dissipates the largest amount of power when $\psi_Q = 0$. Since this condition (no input signal) can easily prevail for prolonged periods of time, transistor Q must be able to withstand a continuous power dissipation of I.




Figure 11.4 May many sign world mis more assets on the 1.2 and the second $I = V_{CC}/R_L$ or, ecuivalently, $R_L = V_{CC}/I$. Note that the transistor saturation voltages have been neglected.

The power dissipation in Queepends on the value of R. Consider the extreme of a an output open encount that is, R = s. In this case f is constant and the histage. power dissipation in Q will depend on the instantaneous value of Q. The may be power dissipation will occur when - 1 for nothis case its a maximum of 2 and p = 21. I This condition however would not normally persist for a proleinterval is the design need not be that conservative. Observe that with an openload, the average power dissipation in Quis 1 - 1. A for more dangerous saturtion as is the other extreme of R is specifically, R = 0, in the event of an octput short circuit of it we input voltage would theoretically result in an infinite load current. In practice and large current may flow through Q , and it the short circuit condition persists the eschalarge power dissipation in Q can raise its junction temperature beyond the specified of imum, causaiz Q to burn up. To guard against such a situation, output stages news aequipped with short-circuit protection, as well be explained later

The power dissipation in Q also must be taken into account in designing in $\mathbb{R}^{n \times n}$ follower output stage. Since Q conducts a constant current I and the maximum case. , is 21°, the maximum instantaneous power dissipation in Q is 21°, 7° Inis max w however occurs when . I a condition that would not no mally preval for a post as period of time. A more significant quantity for design purposes is the average power dis Ption in Q which is ! /

Dumple III.1

Consider the emitter follower in Fig. 11.2 with $V_{ci}=10$ V, I=100 mA, and $R_{I}=100$ Ω

- (a) Find the power dissipated in Q and Q_2 under quiescent conditions $(z_0 = 0)$
- (b) For a sinusoidal output voltage of maximum possible amplitude (neg ecting V_{Fsat}), find the average power dissipation in Q_1 and Q_2 . Also find the load power.

Solution

(a) Under quiescent conditions I = 0, and each of Q_1 and Q_2 conducts a current I = 100 mA = 0.1 A and has a voltage $V_{CE} = V_{CC} = 10 \text{ V}$, thus

$$P_{D1} = P_{D2} = V_{CC}I = 10 \times 0.1 = 1 \text{ W}$$

(b) For a sinusoidal output voltage of maximum possible amplitude (i.e., 10-V peak), the instantaneous power dissipation in Q will be as shown in Fig. 11.4(d). Thus the average power dissipation in Q_1 will be

$$P = \frac{1}{2}V_{CC}I = \frac{1}{2} \times 10 \times 0.1 = 0.5 \text{W}$$

For Q_1 , the current is constant at I=0.1 A and the voltage at the collector will have an average value of 0.5. Thus the average voltage across Q_1 will be 1 and the average dissipation will be

$$P_{D2} = I \times v_{CE}|_{\text{average}}$$

= $I \times V_{CC} = 0.1 \times 10 = 1 \text{W}$

Finally, the power delivered to the load can be found from

$$P_{\perp} = \frac{1^{2} m^{2}}{R_{\perp}}$$

$$= \frac{(10/\sqrt{2})^{2}}{100} = 0.5 \text{ W}$$

11.2.4 Power-Conversion Efficiency

The power-conversion efficiency of an output stage is defined as

$$\eta = \frac{\text{Load power } (P_L)}{\text{Supply power } (P_S)}$$
(11.7)

For the emitter follower of Fig. 11.2, assuming that the output voltage is a sinusoid with the peak value \hat{V}_{a} , the average load power will be

$$P_{T} = \frac{(\hat{V}_{o}/\sqrt{2})^{2}}{R} = \frac{1}{2} \frac{\hat{V}_{o}^{2}}{R}$$
 (11.8)

Since the current in Q is constant d, the power drawn from the negative supply is V/I. The average current in Q is equal to I, and thus the average power drawn from the positive

supply is $V_{CC}I$. Thus the total average supply power is

$$P_S = 2V_{CC}I \tag{11.9}$$

Equations (11.8) and (11.9) can be combined to yield

$$\eta = \frac{1}{4} \frac{\hat{V}_{c}}{IR_{L}V_{CC}}$$

 $= \frac{1}{4} \left(\frac{\hat{V}}{IR} \right) \frac{\hat{V}}{V} \tag{11.10}$

Since $\hat{V} \leq V_{c}$ and $\hat{V} \leq R$, maximum efficiency is obtained when

$$\hat{V}_o = V_{CC} = IR_L \tag{1111}$$

The maximum efficiency attainable is 25%. Because this is a rather low tigure, the case A output stage is rarely used in high-power applications (>. W). Note also that hipfactice the output voltage swing is limited to lower values to avoid transistor saturation and associated nonlinear distortion. Thus the efficiency achieved in practice is usually in the 10% to 20% range.

EXERCISE

11.3 For the emitter follower of Fig. 1, 2, let $V = 10 \, \text{V}$, $I = 100 \, \text{mA}$, and $R = 100 \, \Omega$. If the output voltage is an 8 V peak sinusoid, find the following (a) the power delivered to the lead, to the average power drawn from the supplies, (c) the power-conversion efficiency, ignore the loss in Q_1 and R.

Ans. 0.32 W; 2 W; 16%

11.3 Class B Output Stage

Figure 11.5 shows a class B output stage. It consists of a complementary pair of transistor can npn and a pnp) connected in such a way that both cannot conduct simul aneously

11.3.1 Circuit Operation

When the input voltage v is zero, both transistors are cut off and the output voltage v zero. As v goes positive and exceeds about 0.5 V, Q_s conducts and operates as an entite follower. In this case v, follows v_t (i.e., $v_t = v_t = v_t$) and Q_s supplies the load current Meanwhile the emitter base junction of Q_t will be reverse-brased by the V_{tt} of Q_t which approximately 0.7 V. Thus Q_t will be cut off.




Figure 11.5. A class B output stage

If the input goes negative by more than about 0.5 V Q_r turns on and acts as an emitter follower. Again v_Q follows v_I (i.e., $v_Q = v_I + v_{EBP}$), but in this case Q_r , supplies the load current and Q_N will be cut off.

We conclude that the transistors in the class B stage of Fig. 11.5 are biased at zero current and conduct only when the input signal is present. The circuit operates in a push-pull fashion: Q_k pushes (sources) current into the load when v is positive, and Q_k pulls (sinks) current from the load when v_k is negative.

11.3.2 Transfer Characteristic

A sketch of the transfer characteristic of the class B stage is shown in Fig. 11.6. Note that there exists a range of v_I centered around zero where both transistors are cut off and z_O is zero. This **dead band** results in the **crossover distortion** illustrated in Fig. 11.7 for the case of an input sine wave. The effect of crossover distortion will be most pronounced when the




Figure 11.6 Transfer characteristic for the class B output stage in Fig. 1 5




Figure 1-7-1, istrating how the dead band in the class B transfer characteristic results in criswood for the

amp itude of the input signal is small. Crossover distortion in audic power amplifiers escribe to unpleasant sounds.

11.3.3 Power-Conversion Efficiency

To calculate the power-conversion efficiency, η , of the class B stage, we neglect the convertible over distortion and consider the case of an output sinusoid of peak amplitude Γ . Trease age load power will be

$$P_{\perp} = \frac{1}{2} \frac{\hat{V}}{R}$$
 1112

The current drawn from each supply will consist of half-sine waves of peak an plittede U/\hbar . Thus the average current drawn from each of the two power sappaes will be $V/\hbar R$. It follows that the average power drawn from each of the two power supplies will be the same

$$P_{S+} = P_S = \frac{1}{\pi R_I} \hat{V}_{CC}$$
 (11.13)

and the total supply power will be

$$P_{S} = \frac{2\hat{V}_{o}}{\pi R_{L}} V_{CC} \tag{11.14}$$

Thus the efficiency will be given by

$$\eta = \left(\frac{1}{2} \frac{\hat{V}_{o}^{2}}{R_{i}}\right) / \left(\frac{2}{\pi} \frac{\hat{V}_{o}}{R_{i}} V_{CC}\right) = \frac{\pi}{4} \frac{\hat{V}_{o}}{V_{CC}}$$
(11.15)

It follows that the maximum efficiency is obtained when \hat{V}_o is at its maximum. This maximum is limited by the saturation of Q_N and Q_P to $V_{CC} - V_{CE}$, - 1. At this value of peak output voltage, the power-conversion efficiency is

$$\eta_{\text{max}} = \frac{\pi}{4} = 78.5\%$$
(11.16)

This value is much larger than that obtained in the class A stage (25%). Finally, we note that the maximum average power available from a class B output stage is obtained by substitut ing $\hat{V}_o = V_{CC}$ in Eq. (11.12),

$$P_{L\text{max}} = \frac{1}{2} \frac{V_{CC}^2}{R_L} \tag{11.17}$$

11.3.4 Power Dissipation

Unlike the class. A stage, which dissipates maximum power under quiescent conditions $(\cdot)_{+}=0$. the quiescent power dissipation of the class B stage is zero. When an input signal is applied, the average power dissipated in the class B stage is given by

$$P \sim I - P \tag{11.18}$$

Substituting for P from Eq. (1.14) and for P from Eq. (1) (2) results in

$$P = \frac{2}{\pi} \frac{I}{R} e^{i} - \frac{1}{2} \frac{\hat{I}^{*}}{R}$$
 (11.19)

From symmetry we see that half of P_i is dissipated in Q_i and the other half in Q_i . Thus Q_i and Q must be capable of safely dissipating P , with Since P depends on \hat{V} , we must find the worst case power dissipation, P_{si} Differentiating Eq. (11/19) with respect to V and equal ing the derivative to zero gives the value of 1. that results in maximum average power dissipation as

$$I = \frac{2}{7}I$$
 (11.20)

Substituting this value in Eq. (11–9) gives

$$P_{min} = \frac{2V}{\pi R} \tag{11.24}$$

Thus,

$$P_{\text{Amax}} = P_{t = \text{max}} = \frac{V^2}{\pi^2 R}$$
 (11.22)

At the point of maximum power dissipation, the efficiency can be evaluated by substituting for T, from Eq. (11.20) into Eq. (1..15), hence, $\eta = 50^{\circ}$ o

Figure 11.8 shows a sketch of F -Eq. 11.19) versus the peak output voltage F. Curves such as this are usually given on the data sheets of IC power amplifiers. [Usually, however, P is plotted versus P, as $P_{T} = \langle P | R \rangle$, rather than T. An interesting observation follows: lows from Fig. 11.8. Increasing 1 beyond 21, π decreases the power dissipated in the




Figure 11.8. Power dissipation of the class Biocipit's agricults is amounted of the output single a

class B stage while increasing the load power. The price paid is an increase minombrear is tortion as a result of approaching the saturation region of operation of Q, and Q. Transfer saturation flattens the peaks of the output sine waveform. Unfortunately, this type of discretion cannot be significantly reduced by the application of negative feedback (see Setting 10.2) and thus transistor saturation should be avoided in applications requiring low FHO.

Example 11.2

It is required to design a class B output stage to deliver an average power of 20 W to an 8-32 load. The power supply is to be selected such that V_c is about 5 V greater than the peak output vo tage. This avoids translator saturation and the associated nonlinear distortion, and allows for including short circuit protection circuitry. (The latter will be discussed in Section 11-8.) Determine the supply voltage required, the peak current drawn from each supply, the total supply power, and the power-conversion efficiency. As of determine the maximum power that each translator must be able to dissipate safely

Solution

Since

$$P_r = \frac{1}{2} \frac{\hat{V}_o^2}{R_r}$$

then

$$\hat{V}_0 = \sqrt{2P_L R_I}$$

$$= \sqrt{2 \times 20 \times 8} = 179 \text{ V}$$

Therefore we select $V_{CC} = 23 \text{ V}$.

The peak current drawn from each supply is

$$\hat{l}_o = \frac{\hat{V}_o}{R_L} = \frac{17.9}{8} = 2.24 \text{ A}$$

Since each supply provides a current waveform of half-sinusoids, the average current drawn from each supply will be $I = \pi$. Thus the average power drawn from each supply is

$$P_{SV} = P_{V} = \frac{1}{\pi} \times 2.24 \times 23 = 16.4 \text{ W}$$

for a total supply power of 32.8 W. The power-conversion efficiency is

$$\eta = \frac{P_c}{P_s} = \frac{20}{32.8} \times 100 = 61\%$$

The maximum power dissipated in each transistor is given by Eq. (11.22), thus,

$$P_{DN\text{max}} = P_{II \text{max}} = \frac{V_{CC}^2}{\pi^2 R_I}$$
$$= \frac{(23)^2}{\pi^2 \times 8} = 6.7 \text{ W}$$

11.3.5 Reducing Crossover Distortion

The crossover distortion of a class B output stage can be reduced substantially by employing a high gain op amp and overall negative feedback, as shown in Fig. 11.9. The ± 0.7 -V dead band is reduced to ± 0.7 - I_0 -Volt, where I_0 is the dc gain of the op amp. Nevertheless, the slew rate limitation of the op amp will cause the alternate turning on and off of the output transistors to be noticeable, especially at high frequencies. A more practical method for reducing and almost eliminating crossover distortion is found in the class AB stage, which will be studied in the next section.




Figure 11.9 Class B circuit with an op-amp connected in a negative-feedback loop to reduce crossover distortion.

11.3.6 Single-Supply Operation

The class B stage can be operated from a single power stapply in which case the capacitately coupled, as shown in Fig. 11.10. Note that to make the formular for a Section 11.3.4 directly applicable, the single power supply is denoted 21.




Figure 11.10 Class B output stage operated with a single power supply

11.4 For the class B output stage of Fig. 11.5, let V = 6 V and R = 4 Ω. If the output is a strusoid with 4.5-V peak amplit id: find (a) the output power (b) the everage power crawn from each simply to the power efficiency obtained at this output voltage, (d) the peak currents supplied by a assume that β = β = 50, (e) the maximum power that each transis or must be capable of dissipating safet.

Ans. (a) 2.53 W; (b) 2.15 W; (c) 59%; (d) 22.1 mA; (e) 0.91 W.

11.4 Class AB Output Stage

Crossover distortion can be virtually elaminated by brasing the complementary output transfer at a small nonzero current. The result is the class AB output stage shown in Fig. 11.1. Above age V_{ij} is applied between the bases of Q_i and Q_j . For i=0, i=0, and a voltage V_{ij} appears across the base lemitter junction of each of Q_j and Q_j . Assuming matched devices

$$i_N = i_P = I_O = I_S e^{V_{RS}/2V_T}$$
 (1123)

The value of T_{as} is selected to yield the required quiescent current T_{as}

11.4.1 Circuit Operation

When g ies positive by a certain amount, the voltage at the base of Q, increases by P same amount and the output becomes positive et an almost equal value.

$$v_O = v_I + \frac{V_{HB}}{2} - v_{HEN} \tag{11.24}$$




Figure 11.11 Class AB output stage. A bias voltage V_{gg} is applied between the bases of Q and Q, giving tise to 4 h as current I given by Eq. (11.23). Thus, for small a north transistors, onduct and crossover distortion is almost completely eliminated

The positive - causes a current r to flow through R and thus r must increase, that is,

$$i_N = i_P + i_L \tag{.1.25}$$

The increase in i_{λ} will be accompanied by a corresponding increase in tabove the quiescent value of $V_{BB}/2$). However, since the voltage between the two bases remains constant at V_{BB} , the increase in v_{BEN} will result in an equal decrease in v_{EBP} and hence in i. The relation ship between i_h and i_p can be derived as follows:

$$v_{BEN} + v_{EBP} = V_{RB}$$

$$V_T \ln \frac{i_N}{I_S} + V_T \ln \frac{i_P}{I_S} = 2V_T \ln \frac{l_Q}{I_S}$$

$$i_N i_P = I_Q^2$$
(11.26)

Thus, as i_N increases, i_P decreases by the same ratio while the product remains constant Equations (11.25) and (11.26) can be combined to yield i_N for a given i_N as the solution to the quadratic equation

$$t_{N} = t_{N} t_{N} - t_{N}^{2} = 0 \tag{11.27}$$

From the equations above, we can see that for positive output voltages, the load current is supplied by Q_{ij} , which acts as the output emitte, follower Meanwhile, Q_{ij} will be conducting a current that decreases as γ increases, for large γ , the current in Q, can be ignored altogether

For negative input voltages the opposite occurs. The load current will be supplied by Q_i , which acts as the output emitter follower, while Q conducts a current that gets smaller as . becomes more negative. Equation (11.26), relating t_x and t_z , holds for negative inputs as well

We conclude that the class AB stage operates in much the same manner as the class B circuit, with one important exception. For small, , both transistors conduct, and as its increased or decreased one of the two transistors takes over the operation. Since the




Figure 11.12 Transfer characteristic of the class AB stage in Fig. 11.11.

transition is a smooth one, crossover distribution will be almost tetally eliminated Fig., 11.12 shows the transfer characteristic of the class AB stage.

The power relationships in the class AB stage are almost identical to those demonstrate the class B circuit in Section 11.3. The only difference is that under quiescent conditions class AB circuit dissipates a power of 1. It per transistor. Since I is usually much since than the peak load current, the curescent power dissipation is usually small. Neverthese can be taken into account easily. Specifically, we can simply add the quiescent as insper transistor to its maximum power dissipation with an input signal applied, to observe total power dissipation that the transister must be able to handle safely.

11.4.2 Output Resistance

If we assume that the source supplying sorteal, then the output resistance of the case 4b stage can be determined from the circuit in Fig. 11.13 as

$$R_{\text{out}} = r_{eh} \parallel r_{eP} \tag{11.28}$$

where r_n and r_n are the small signal emitter resistances of Q_n and Q_n respectively to given input soltage, the currents r_n and r_n and r_n are given by

$$r_{cV} = \frac{V_T}{i_h} \tag{11.29}$$

$$r_{eP} = \frac{V_T}{i_0} \tag{11.30}$$

Thus,

$$R_{\text{out}} = \frac{V_T}{i_N} \left| \frac{V_T}{i_P} = \frac{V_T}{i_P + i_N} \right| \tag{11.31}$$

Since as t_i increases, t_i decreases, and vice versi, the intiput resistance remains approximately constant in the region around -). This, in effect, is the reason for the vite-




Figure 11.13 Determining the small-signal output resistance of the class AB circuit of Fig. 11.11.

absence of crossover distortion. At larger load currents, either a, or is will be significant, and $R_{\rm in}$ decreases as the load current increases.

Example 11.3

In this example we explore the details of the transfer character stic. Versus 1, of the class AB circuit in Fig. 11.11. For this purpose let $V_{CC}=15$ V, $I_Q=2$ mA, and R=100 Ω . Assume that Q_N and Q_I are matched and have $I_S=10^{11}$ A. First, determine the required value of the bias voltage I_{BE} . Then find the transfer characteristic for v_O in the range $-10 \times to +10 \times to$

Solution

To determine the required value of V_{BB} we use Eq. (11.23) with $I_{C}=2$ mA and $I_{S}=-0$ 'A. Thus

The easiest way to determine the transfer characteristic is to work backward, that is, for a given of we determine the corresponding value of We shall outline the process for positive γ_0

- 1. Assume a value for
- **2.** Determine the load current i_j .

$$I_1 = R_1$$

- **3.** Use Eq. (11.27) to determine the current conducted by Q_X , V_X
- 4 Determine REA from

$$r_{BEN} = 3 \pi \ln(r_N / I_N)$$

5. Determine . from

$$v_{t,t} = v_{t,t} + v_{BEN} - V_{BB} - 2$$

Example 11.3 continued

It is also useful to find i_p and v_{FRP} as follows:

$$\begin{split} v_P &= v_N - t_1 \\ v_{EBP} &= V_T \ln(i_P / I_S) \end{split}$$

A similar process can be employed for negative. However, symmetry con be utilized, by at he the need to repeat the calculations. The results obtained are displayed in the tollowing table.

v_0 (V)	i_{L} (mA)	<i>i</i> ₈ (mA)	<i>i</i> , (mA)	v_{sen} (V)	$v_{inp}(V)$	$v_i(V)$	v_o/v_I	R_{cat} (W)	
+100	100	100.04	0.04	0.691	0.495	10.1	0.99	0.25	1 00
+50	50	50.08	0.08	0.673	0.513	5.08	0.98	0.50	1 00
+10	10	10 39	0.39	0.634	0.552	1.041	0.96	2.32	098
+0.5	5	5.70	0.70	0.619	0.567	0.526	0.95	4.03	096
+0.2	2	3.24	1.24	0.605	0.581	0.212	0.94	5.58	0.95
+0.1	1	2.56	1.56	0.599	0.587	0.106	0.94	6.07	0.94
0	Ð	2	2	0.593	0.593	0	_	6 25	0.94
-0.1	-1	1.56	2.56	0 587	() 599	-0.106	0.94	6.07	0.94
-0.2	-2	1.24	3,24	0.581	0.605	-0.212	0.94	5.58	0.95
-0.5	-5	0.70	5.70	0.567	0.619	-0.526	0.95	4.03	0.96
-i.0	-10	0.39	10.39	0.552	0.634	-1.041	0 96	2.32	0.98
-5.0	-50	0.08	50.08	0.513	0.673	-5 08	0 98	0.50	190
-10.0	-100	0.04	100.04	0 495	0.691	101	0 99	0.25	1.00

The table also provides values for the dollar as well as the incremental pain $\frac{1}{2}$ at the Vifets values of u_0 . The incremental gain is computed as follows

$$\frac{1}{v_t} \doteq \frac{p}{R_L + R_\perp}$$

EXERCISE

- 11.5 I sincrease the line rity of the class AB output stage, the quiescent current / is increased. The proceed paid is an increase in quiescent power dissipation. For the output stage, or sidered in Lyangue L.3.
 - (a) Find the quiescent power dissipation.

 (b) If I is increased to 10 mA find _____ at ___ = 0 and at . _____ 10 \ \ and nence the percentage change. Compare to the case in Example 11.3.
 - (c) Find the quiescent power dissipation for the case in (b).
 - Ans. (a) 10 mW (b) 0.988 to 1.00 for a change of a 2% con pared to the 5% charge in Example 11.3 (c) 300 mW

11.5 Biasing the Class AB Circuit

In this section we discuss two approaches for generating the vortage I required for brasing the class AB output stage.

11.5.1 Biasing Using Diodes

Figure 11.14 shows a class AB circuit in which the bias voltage | is generated by passing a constant current I_{BUAS} through a pair of diodes, or diode-connected transistors D_1 and D_2 . In circuits that supply large amounts of power, the output transistors are large geometry devices The brasing diodes, however, need not be large devices, and thus the quiescent current / established in Q_{ν} and Q_{ρ} will be $I_{Q} = nI_{\text{BIAS}}$, where n is the ratio of the emitter function area of the output devices to the junction area of the biasing diodes. In other words, the saturation (or scale) current I_S of the output transistors is n times that of the biasing diodes. Area rationing is simple to implement in integrated circuits but difficult to realize in discrete-circuit designs




Figure 11.14 A class AB atput stage utilizing diodes for biasing. If he function area of the out put devices, Q_n and $Q_n > n$ mes hat of the biss ing devices D_1 and I^4 a quiescent current $I_o = nI_{\text{max}}$ flows in the output devices

When the output stage of Fig. 11.14 is sourcing current to the load, the base current of Q increases from I_0/β_N (which is usually small) to approximately $i = \beta$. This base current drive must be supplied by the current source I_{BIAS} . It follows that I_{must} be greater than the maximum anticipated base drive for Q_s . This sets a lower limit on the value of I_{max} . Now, since $n = I_O / I_{BLSS}$ and since I_O is usually much smaller than the peak load current (< 0 e), we see that we cannot make n a large number. In other words, we cannot make the diodes much smaller than the output devices. This is a disadvantage of the diode biasing scheme

From the discussion above we see that the current through the biasing diodes will decrease when the output stage is sourcing current to me load. Thus the bias voltage 1, will also decrease, and the analysis of Section 11.4 must be modified to take this effect into account

The drode brasing arrangement has an important advantage. It can provide thermal stabilization of the quiescent current in the output stage. To appreciate this point, recall that the class AB output stage dissipates power under quiescent conditions. Power dissipation raises the internal temperature of the BTIs. From Chapter 6 we know that crise in transistor temperature results in a fecrease in its 1 - capproximately 2 mV Contithe collector current is held-constant. Alternatively if I is held constart and the temperature increases, the co-lector current increases. The increase in collector current increases the power cissipation, which in turn it creases the function temperature and hence, once more, the collector current. Thus a positive feedback nexests that can result in a phenomer on called **thermal runaway**. Unless checked there, away can lead to the ultimate destruction of the BLL. Dio de biasing conflict an area clop compensating effect that can protect the output transistors against the small relaway and recent conditions. Specifically, if the choices are in close thermal corract with the input tions, their temperature will increase by the same amount as that of Q and Q thus, decrease at the same rate as V = V + V, with the result that V remains constant Closers, contact is easily it meved in IC fabrication. It is obtained in discrete or cuts by mining bias diodes on the metal case of Q_V or Q_P .

Example 11.4

Consider the class AB output stage under the conditions that $V_{ij} = 15 \text{ V}$, $R_{ij} = 100 \Omega$, and the cutput is $V_{ij} = 000 \text{ As the cutput is } V_{ij} = 000 \text{ As the cutput is } V_{ij} = 000 \text{ As the cutput is } V_{ij} = 000 \text{ As the cutput devices } V_{ij} = 000 \text{ As the cutput devices } V_{ij} = 000 \text{ As the cutput is } V_{ij} = 000 \text{ As the cut$

Solution

The maximum current through Q_{s} is approximately equal to $D_{m,s}=10\,\mathrm{M}_\odot$ kt2 $100\,\mathrm{m}\,\mathrm{M}_\odot$ This be maximum base current in Q_{s} is approximately 2 m M. To maximum a minimum of s m M through s diodes, we select $I_{\mathrm{B},\mathrm{M}}=8\,\mathrm{m}\,\mathrm{M}_\odot$ the area ratio of 3 yields a quiescent current of 9 m A through Q_{s} . The quiescent power dissipation is

$$P_{DQ} = 2 \times 15 \times 9 = 270 \text{ mW}$$

For $\gamma = 0$, the base current of Q_{γ} is 9. 51 – 0. 8. ii A. eaving a current of 3. 0.18 + 2.82 ii A to fine through the diodes. Since the dicdes have $I_{\gamma} = -4.0$. A, the voltage I_{γ} will be

$$V_{RR} = 2 V_T \ln \frac{2.32 \text{ mA}}{I_S} = 1.26 \text{ V}$$

At $\gamma_{\rm c}$ +10 V the current through the dicides will decrease to 1 mA, resulting in $T_{\rm min}$ =121 V. Attraction extreme of $\gamma_{\rm c}$ =10 V. $Q_{\rm c}$ will be conducting a very small current, thus its base current a 1 % negligibly small and all of $I_{\rm BLS}$ (3 mA) flows through the diodes, resulting in $I_{\rm ch}$ =1.24 V.

SYFRICISES

- 11.6 For the circus of Example 11.4 find r and for +10 V and 10 V (host the least V_BB) values found in Example 11.4.)

 Ans. 100.1 mA, 0.1 mA; 0.8 mA, 100.8 mA
- 11.7 If the collector current of a transistor is held, onstant, its decreases by 2 mV for every 1 C rise in temperature. For a device operating it \(l = 0 \text{ mA}, \text{ find the change in collector current resulting from an increase in temperature of 5°C.

 Ans. 4 mA

11.5.2 Biasing Using the Var Multiplier

An alternative biasing arrangement that provides the designer with considerably more flexibility in both discrete and integrated designs is shown in Fig. 11.15. The bias circuit consists of transistor Q_1 with a resistor R_1 connected between base and emitter and a feedback resis tor R_2 connected between collector and base. The resulting two-terminal network is fed with a constant-current source I_{BIAS} . If we neglect the base current of Q, then R and R, will carry the same current I_8 , given by

$$I_{\kappa} = \frac{V_{EU}}{R} \tag{11.32}$$

and the voltage I an across the bias network will be

$$I_{nK} = I_K(R_1 + R_2)$$

$$= F_K \left(1 + \frac{R_2}{R}\right)$$
(11.33)

Thus the circuit simply multiplies V_{BE} by the factor $(1 + R_2/R)$ and is known as the " V_{BE} multiplier." The multiplication factor is obviously under the designer's control and can be used to establish the value of V_{BB} required to yield a desired quiescent current I_{ij} . In IC design it is relatively easy to control accurately the ratio of two resistances. In discretecircuit design, a potentiometer can be used, as shown in Fig. 11.16, and is manually set to produce the desired value of I_0 .

The value of V_{BE1} in Eq. (11.33) is determined by the portion of I_{BIAS} that flows through the collector of Q_i ; that is,

$$I_{C1} = I_{\text{BIAS}} - I_{g} \tag{11.34}$$




Figure 11.15. A class AB output slage itilizing a light multiplier for biasing




Figure 11.16. A cover-section is so AB outplastate with a potentometer used in the section potention returns adjusted to view the desired value of consecent current in §3 and §3.

$$V_{BE1} = V_T \ln \frac{I_{C1}}{I_{S1}} \tag{11.35}.$$

where we have neglected the base current of Q_{ij} , which is normally small toth addry of cent conditions and when the output voltage is swinging regative. However, torpost we especially at and near its peak value, the base current of Q_{ij} can become sizable new reduce the current available for the V_{ij} multiplier. Nevertheless, since large charges in correspond to only small charges in V_{BB} , the decrease in current will be mostly absorbed? Q_{ij} , leaving I_{BO} and hence V_{BB} almost constant.

11.8 Consider a 11, multiplier with R = R - 1.2 kt2, utilizing a transistor that has 1 - 0.6 v'at 1 - mA and a very might β (a) Find the value of the current I that should be supplied to the multiplier to obtain a term half solution of 1.2 V. (b) Find the value of I that will result in the terminal voltage changing them the 1.7 Value by 4.50 mV + 00 mV + 20 mV + 20 mV = 00 mV, = 200 mV. Ans. (a) 1.5 mA, b) 3.24 mA, 7.9 mA, 8.5 18 mA, 0.85 mA, 0.59 mA, 0.43 mA.

Like the dicke biasing network, the V_{ij} imalliplier circuit can provide thermal sables then of V_{ij} . This is especially true if $R = R_i$, and Q_i is in close them all contact with the corporations.

Example 11.5.

It is required to redesign the output stage of Example 11.4 utilizing a V_{BE} multiplier for biasing. Use a small-geometry transistor for Q_1 with $I_5 = 10^{-14}$ A and design for a quiescent current $I_O = 2$ mA.

Solution

Since the peak positive carrent is 100 n.A, the base current of Q. can be as high as 2 mA. We shall there fore select $I_{\rm rec} = 3$ m Å, thus providing the multiplier with a minimum current of 1 mÅ

Under quiesce it conditions $e^{it} = 0$ and $e^{it} = 0$, the base current of Q^{it} can be neglected and all of L_{it} . flows through the ma tipiter. We now must decide on how this current (3 mA) is to be divided between I and I_k . It we select I_k greater than 1 mA, the transistor will be almost cut off at the positive peak of I_k . Therefore, we shall select $I_R = 0.5$ mA, leaving 2.5 mA for I_{C1}

To obtain a quiescent current of 2 mA in the output transistors, V_{BB} should be

$$V_{BB} = 2 V_T \ln \frac{2 \times 10^{-3}}{10^{-13}} = 1.19 \text{ V}$$

We can now determine $R_1 + R_2$ as follows:

$$R_1 + R_2 = \frac{V_{RB}}{I_R} = \frac{1.19}{0.5} = 2.38 \text{ k}\Omega$$

At a collector current of 2.5 mA, Q, has

$$V_{BE1} = V_T \ln \frac{2.5 \times 10^{-3}}{10^{-14}} = 0.66 \text{ V}$$

The value of R_1 can now be determined as

$$R_1 = \frac{0.66}{0.5} = 1.32 \text{ k}\Omega$$

and R, as

11.6 CMOS Class AB Output Stages

In this section we stuck CMOS class AB output stages. We begin with the CMOS counterpart of the BJT class. AB output stage studied in the previous section. As we shall see, this circuit safters from a relatively low output signal-swing, a serious I mitation especially in view of the shrinking power-supply voltages characteristic of modern deep-submicron CMOS technologies. We will then look at an attractive alternative circuit that overcomes this problem

11.6.1 The Classical Configuration

Figure 11.17 shows the classical CMOS class AB output stage. The circuit is the exact counterpart of the bipolar circuit shown in Fig. 11.14 with the masing diodes implemented with stode connected transistors Q and Q. The constant current I_{RGS} flowing through Q_t and Q establishes a de bias voltage 1 between the gates of Q_1 and Q. This voltage in turn




Figure 11.17 Class. CMCS ass 3B output stage. This circuit is the CMcS counterpair to a circuit in Fig. 11.14 vite the bias he did do implemented with did a connected MOSELES Conditional.

establishes the quiescent (-, -) current I in Q_{ij} and Q_{ij} . Unlike the BJT circum m_{ij} 11.14, here the zero do gate current of Q_{ij} results in the current. In ough Q_{ij} and Q_{ij} remains constant at I_{ij} is irrespective of the value of I and the load current I. Thus I is remaind constant and the circuit is more like the idealized bipolar case shown in Fig. 11.1

The value of I_{ij} can be determined by itt lizing the I_{ij} cq at ons for the teat M is transisters for the case $I_{ij} = 0$. Neglecting channel length modulation, we can write K_{ij}

$$I_{D1} = I_{BIAS} = \frac{1}{2}k_{i}'(W/L)_{1}(V_{GS1} - V_{in})^{2}$$
 (11.36)

and for Q,,

$$I_{D2} = I_{RIAS} = \frac{1}{2} k_p (W/L)_2 (V_{SG2} - |V_{tp}|)^2$$
 (11.37)

Equations (11.36) and (11.37) can be used to find $T_{\rm coo}$ and $T_{\rm coo}$, which with summaried $V_{\rm coo}$; thus,

$$V_{GG} = V_{GS1} + V_{SG2} = V_{In} + |V_{Ip}| + \sqrt{2I_{BIAS}} \left(\frac{1}{\sqrt{k_p'(W/L)_1}} + \frac{1}{\sqrt{k_p'(W/L)_2}} \right)$$
(11.38)

We can follow a Sir lar process for Q_i and Q_i which, for $i_i = 0$, are concacting the quescent current I_Q ; thus,

$$V_{GG} = V_{GSN} + V_{SGP} = V_{in} + |V_{ip}| + \sqrt{2I_Q} \left(\frac{1}{\sqrt{k_B'(W/L)_n}} + \frac{1}{\sqrt{k_B'(W/L)_p}} \right)$$
 (11.39)

Equations (11.38) and (11.39) can be combined to obtain

$$I_{Q} = I_{B,AS} \left[\frac{1 \sqrt{k_{A}'(W/L)} + 1 \sqrt{k_{A}'(W/L)}}{1 \sqrt{k_{A}'(W/L)} + 1 \sqrt{k_{A}'(W/L)}} \right]$$

which indicates that I_1 is determined by I_{Bean} together with the (W_1) ratios of the four transistors. For the case Q_1 and Q_2 are matched, that is,

$$k_{\rho}'(W/L)_2 = k_{\rho}'(W/L)_1$$
 (11.41)

and Q_N and Q_P are matched, that is,

$$k_p'(W/L)_p = k_n'(W/L)_n$$
 (11.42)

Equation (11.40) simplifies to

$$I_Q = I_{\text{BIAS}} \frac{(W/L)_n}{(W/L)_1} \tag{11.43}$$

which is an intuitively appealing result.

EXERCISE

11.9 For the CMOS class AB statpat stage of Eq. 11.17 consider the case of matched Q_1 and Q_2 , and matched Q_2 and Q_3 . If $\mu_1 = 1$ m V and $I_{min} = 0.2$ mA, find (B. I.) for each of Q_3 , Q_4 , and Q_4 so that in the quiescent state each transistor operates at an overdrive voltage of 0.2 V. Let $I_{min} = I_{min} = 2.5$ V. A = 250 μ A/V², $k_p' = 100 \ \mu$ A/V², and $V_{in} = -V_{ip} = 0.5$ V. Also find I_3

Ans. 40; 100, 200; 500, 1.4 V

A drawback of the CMOS class AB circuit of Fig. 11.17 is the restricted range of output voltage swing. To find the maximum possible value of $v_{\rm BIAS}$, refer to Fig. 11.17 and assume that across the bias current source is a dc voltage of $V_{\rm BIAS}$. We can write for $v_{\rm Q}$.

$$v_O = V_{DD} - V_{BIAS} - v_{GSN} \tag{11.44}$$

The maximum value of f will be limited by the need to keep F_{SUS} to a minimum of f , of the transistor supplying I_{BUS} otherwise the current-source transistor no longer operates in saturation); thus,

$$v_{O\max} = V_{DD} - V_{OV_{DBAS}} - v_{GSN} \tag{11.45}$$

Note that when x_i is at its max mum value, Q_N will be supplying most or all of x_i , and w_{GSN} will be large,

$$v_{Omax} = V_{DD} - V_{OV}|_{BIAS} - V_{in} - v_{OVN}$$
 (11.46)

where v_{OVN} is the overdrive voltage of Q_N when it is supplying i_{Lmax} .

11.10 For the circuit specified in Exercise 11.5 find which r = 10 in V Assume the supplying all of i_{tmax} and that $|V_{O,t}|_{BIAS} = 0.2 |V|$.

Ans. 1.17 V

The material wed value of the car be found in a similar way. Here we rate is the translator supplying a mot shown, wall need a main mum voltage across it of the translator supplying.

$$v_{Omin} = |V_{SS} + V_{OI}|_j + |V_{IP}| + |v_{OVP}|$$
 (1147)

where is the overdrive voltale of (1) when sinking the maximum negative cities finally we observe that the real or for the lower at owish errange of the ring (Most contributed to supply large value of that is the large states of required to supply the large cutput cities is in the Billiogical trace corresponds ages and remain close to 0.7 Ville overdrive voltages and content of the Billiogical trace of the large cutput cities in the Billiogical trace of the large corresponds ages.

11.6.2 An Alternative Circuit Utilizing Common-Source Transistors

The allowable range of the can be increased by replacing the source of lowers with proceed to the component are transistors connected in the component source of influential mass near including the Q supplies the load carrent when this positive and a lower to go as the construction of the load current and ellower to go as one as the first the load current and ellower to go as one as the first this discussion in the real region of the current and ellower to go as one as the first this discussion in the construction of the current and overding voltage of each of the supplies. The disid is the circuit, however, is its high output resistance.

$$R_{\text{out}} = r_{\text{on}} \| r_{\text{op}}$$

$$V_{DD}$$

$$\downarrow \qquad \qquad \downarrow \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \downarrow \qquad \qquad \downarrow \qquad \qquad \downarrow \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \qquad \downarrow \qquad \qquad \downarrow \qquad \qquad \qquad \downarrow \qquad \qquad \downarrow \qquad \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \qquad \qquad \downarrow \qquad $

Figure 11.18 to a trace of Mosto, put stage with rang a pair of complete tury Mosto bed in the common-source configuration. The driving circuit is not shown.




Figure 11.19 Inserting an amplifier in the negative feedback path of each of Q and Q reduces the output resistance and makes $v_0 = v_I$; both are desirable properties for the output stage.

To reduce the output resistance inegative feedback is employed as shown in Fig. 11. 9. Here an amplifier with gain μ is inserted between drain and gife of each of Q_{N} and Q_{N} . For reasons that will become clear shortly these amp iffers are called error amplifiers. To verify that the teedback around each amplifier is negative, assume that it increases. The top amplifier will cause the gate voltage of Colonicrease, thus its in decreases and i decreases. The decrease in causes to decrease which is opposite to the initially assumed change, thus verifying that the feedback is negative. A similar process can be used to verify that the feedback around the bottom amplifier also is negative

From our study of feedback in Chapter 1), we observe that each of the two feedback pops is of the series-shunt type, which is the topology appropriate for a voltage amplifier Thus, as we shall show shortly, the feedback will reduce the output resistance of the ampli-Fer. Also, observe that if the loop gain is large, the voltage difference between the two input erm hals of each feedback amplifier, the error voltage, will be small, resulting in ...

Both the low output resistance and the near-unity dogain are highly desirable properties for an output stage.

Output Resistance – for derive an expression for the output resistance R , we consider each half of the circuit separately find its output resistance, R for the top half and Rthe bottom half, and then obtain the overall output resistance as the parallel equivalent of the two resistances.

$$R_{\text{out}} = R_{\text{out}n} || R_{\text{out}p}$$
 (11.49)

Ligure 11.20(a) shows the top half of the circuit, drawn a little differently to make the feedback topology clearer. Observe that feedback is applied by connecting the output back to the input. Thus the feedback network is the two-port shown in Fig. 11.20(b) and the feedback factor is

$$\beta = 1 \tag{11.50}$$

Including the loading effects of the feedback network results in the 4 circuit shown in Fig. 11.20(c). Note that since we are now interested in incremental quantities, we have




Figure 11.20 Determinant the output resistance (a) The top and of the cutput stage shows $\rightarrow c^{**}$ tion of R_{obs} and R_{obs} (b) The β circuit, and (c) the β circuit.

replaced I with a shor circuit to ground. The open-loop gain I can be found I with circuit in Fig. 11.20(c) as

$$A = \frac{v_o}{v_c} = \mu g_{mp}(r_{op} || R_L)$$
 (11.51,

where we have assumed the input resistance of the amplifier to be infinite and his tess tance R_i at the input has no effect on the gain, and we have ut lized implicitly the small signal model of Q_i . The values of the small-signal parameters P_i and P_i are to be stated at the current at which Q_i is operating. The open-cophiu, put ies stance P_i is a by inspection as

$$R_{\alpha} = R_{\beta} \parallel r_{\alpha \alpha} \tag{11.52}$$

The output resistance with feedback R_{of} can now be found as

$$R_{of} = \frac{R_{s}}{1 + A\beta} = \frac{(R_{t} \parallel r_{op})}{1 + \mu g_{mn}(r_{op} \parallel R_{t})}$$
(11.53)

and the output resistance $R_{\rm out}$ is found by excluding $R_{\rm out}$ from $R_{\rm out}$, that is

$$R_{\text{outp}} = 1 / \left(\frac{1}{R_{of}} - \frac{1}{R_{L}} \right)$$
 (11.54)

939

0

which results in

$$R = r = \frac{1}{42} \tag{11.55}$$

which can be quite low. A similar development applied to the bottom half of the circuit in Fig. 11.19 results in

$$R_{\text{out}n} \simeq 1/\mu g_{mn} \tag{11.56}$$

Combining Eqs. (11.55) and (11.56) gives

$$R_{\text{out}} \simeq 1/\mu (g_{mp} + g_{mn})$$
 .1157)

The Voltage Transfer Characteristic Next we derive an expression for the voltage transfer characteristic, v_O versus v_I , of the class AB common-source butter. Toward that end, we first consider the circuit in the quiescent state, shown in Fig. 11.21(a). Here $v_I = 0$ and $v_I = 0$. Each of the error amplifiers is designed to deliver to the gate of its associated MOSFET the dc voltage required to establish the desired value of quiescent current I_I . To obtain class AB operation, I_I is usually selected to be 10% or so of the maximum output current. Referring to Fig. 11.21(a), we can write for Q_I .

$$I_{DP} = I_Q = \frac{1}{2} k_\rho' \binom{\text{if}}{l} \qquad \qquad , \qquad ,$$

Substituting $V_{SGP} = |V_{IP}| + V_{OV}$, where V_{OV} is the magnitude of the quescent overdrive voltage of Q_P , gives

$$I = \frac{1}{2}\pi \cdot \frac{W}{I} \cdot I \tag{11.58}$$

Similarly, we obtain for Q_{χ}

$$I = \frac{1}{2} \lambda \frac{W}{V} V \tag{11.59}$$




Figure 11.21 Analysis of the CMOS surpra stage to determine versus (a) Quiescent conditions (b) the situation with supplied

Usually the two transistors are matched,

$$k_p \left(\frac{W}{L} \right)_p = k_a \left(\frac{W}{L} \right)_a = k$$

This

$$I_{Q} = \frac{1}{2}kV_{QP}^{2} \tag{1160}$$

Next consider the sit at ρ to the applied as I to I

$$i_{OP} = \frac{1}{2}k[V_{OP} - \mu(v_O + v_I)]^2$$

$$= \frac{1}{2}kV_{OI}^2 \left[1 - \mu \frac{v_O - v_I}{V_{OV}}\right]$$

$$-I_Q \left(1 - \mu \frac{v_O + v_I}{V_{OV}}\right)^2$$
(116)

and

$$I_{DN} = I_{Q} \left(1 + \mu \frac{v_{Q} - v_{I}}{V_{QI}} \right)^{2}$$
 (11.62)

At the output node we have

$$i_L = i_{DP} - i_{DN} \tag{11.63}$$

Substitute or R and for and troop Eqs. 1.6, and R, and troop Eqs. 1.6, and R, and R, results in

$$v_0 = \frac{v_I}{V_{civ}} \tag{1169}$$

I sually a man by a territory to express as

Thus the gain error is

0

Since at the garaxeene pent

the 2str error can be expressed as

$$Concret = \frac{1}{2a - b}$$

Thus selecting a large value for μ results in reducing both the gain error and the output resistance. However, a large μ can make the quiescent current I_0 , too dependent on the input offset voltages that are inevitably present in the error amphiliers. Typically, μ is selected in the range S to 10. Trade-offs are also present in the selection of I_0 . A large I_Q reduces an associal distortion R and gain error at the expense of increased quiescent power dissipation.

Example 11.6

In this example we explore the design and operation of a class AB common-source output stage of the type shown in Fig. 11.19, required to operate from a ± 2.5 -V power supply to teed a load resistance $R_L=100~\Omega$. The transistors available have $V_{th}=-V_{tp}=0.5$ V and $k_s'=2.5k=2.50~\mu$ A. V. The gain error is required to be less than 2.5% and $I_Q=1$ mA.

Solution

The gain error is given by Eq. (11.66),

Gain error =
$$-\frac{V_{OV}}{4\mu L_{i}R}$$

We are given the required maximum gain error of -0.025, $I_Q=1$ mA, and $R=100~\Omega$. In order to keep μ low and also obtain as high a g_m as possible $[g_m=2I_{O'}+1]$, we select $I_{O'}$ to be as low as possible Practically speaking, V_{OV} is usually 0.1 V to 0.2 V. Selecting $I_{O'}=0.1$ V results in

$$0.025 = \frac{0.1}{4 \times \mu \times 1 \times 10^{-5} \times 100}$$

which yields

$$\mu = 10$$

which is within the typically recommended range.

Figure 11.22(a) shows the circuit in the quiescent state with the various de voltages and currents indicated. The required (W/L) ratios of Q_N and Q_P can be found as follows

$$I_{s} = \frac{1}{2}\kappa - \frac{W}{\epsilon} I_{s},$$

$$1 + 10 = \frac{1}{2} + 0.1 + 10^{-5} \frac{W}{I} + (1.1)$$

Thus,


$$\frac{37}{7} = 2000$$

$$\frac{W}{L_{\perp}} = \frac{(W - L_{\gamma_{\ell}})}{k_{\ell} - k_{\ell}^{2}} = \frac{2000}{2.5} = 800$$

Thus Q_N and Q_p are very large transistors, not an unusual situation in a high-power output stage. To obtain the output resistance at the quiescent point, we use Eq. (11.57),

$$R_{i,j} = \frac{1}{y(\xi_{i,j} + \xi_{i,j})}$$

Example 11.6 continued



(4)

Figure 11.22 (a) shour in the curscent state (b) circuit at the point at which () sums off. (c) conditions it

where

$$g_{mp} = g_{mn} = \frac{2I_Q}{V_{QV}} = \frac{2 \times 1}{0.1} = 20 \text{ mA/V}$$

Thus

$$R_{\text{out}} = \frac{1}{10(0.02 + 0.02)} = 2.5 \ \Omega$$

$$i_L = i_{DP} = 4 \text{ mA}$$

 $i_D = i_L R_L = 4 \times 10^{-3} \times 100 = 0.4 \text{ V}$

For $\rho=0.4$ N, Q= must conduct all the current $\rho=0.00$ must conduc

and

$$m = 20.5 \text{ mA}$$

100

- Sappose it is required to reduce the size of Q_N and Q_N in the circuit considered in the above example by a factor of 2 while keeping I_N at 1 in X. What value should be used for I_{M} ? What is the new value for the gain error and for $R_{\rm out}$ at the quiescent point?

 Ans. 0.14 V; -3.5 %; 3.5 Ω
- Show that in the CMOS class AB common-source output stage, Q_X turns off when $\gamma_O = 4I_QR_L$ and that Q_L turns off when $\gamma_O = 4I_QR_L$. This is equivalent to saying that one of the transistors turns off when $|i_L|$ reaches $4I_Q$.

11.7 Power BJTs

Transistors that are required to cor duct currents in the ampere range and to withstand power dissipation in the watts and tens of-watts ranges differ in their physical structure, packaging, and specification from the small signal transistors considered in earlier chapters. In this section we consider some of the important properties of power transistors, especially those

aspects that perfain to the design of circuits of the type discussed earner. There are, a curs cother important applications of power transistors, such as their use of swift ments a power inverters and motor-control circuits. Such applications are no studies hook.

11.7.1 Junction Temperature

Power transistors dissipate large amounts of power in their collector has and radissipated power is converted into heat which raises the discholite operature H with function temperature I must not be allowed to exceed a specified maxim in I wise the transistor could saffer berminent damage. For so confidences, I = s range, of 150°C to 200°C

11.7.2 Thermal Resistance

Consider first the situation of a transistor operating is five as a that is wathin so, a transcendents for cooling. The heat dissipated in the transistor case is the suit undone will be a consistent matter to the transistor case and from the case to the suit undone ment. In a steady state in which the transistor is dessipating rowards the temperature the junction relative to the suito indiring an bicned can be expressed as

$$T_J - T_A = \theta_{JA} P_D \tag{1169}$$

where θ is the thermal resistance between uncloss and antherice, having the cogreen Cels us per walt. Note that θ is now gives the rise in unchantengeralm, we are brent emperature for each walt of first particle power. Since we wish to be objected the force amounts of power without raising the function temperature above $r_0 = t$ is described have for the thermal resistance θ , as small avaluate is possible. For operators a vector depends primarily on the type of case in which the trial sistor is pack and Theory θ , as usually specified on the transistor data sheet.




Figure 11.23 Electrical equivalent circuit of the thermalconduction process; $T_j - T_k = P_{L}\theta_{j,k}$

Equation (11.66), which describes the thermal conduction process is analities to thim's law, which describes the electric ils conduction process. In this analogy poxe disputation is tresponds to carrent temperature difference corresponds to voitate difference of thermal resistance corresponds to electrical resistance. This, we may represent the fierral conduction process by the electric circuit shown in Fig. 11.73.

11.7.3 Power Dissipation Versus Temperature

The transfetor manufactor usuady specifies the maximum junction temperature $T_{\rm Aux}$ the maximum power dissipation at a particular and on temperature I to smally 25 ($\pm a$) the




Figure 11.24 Mixin and Low the person assign a recess in high temperature for a BIT operated in free air. This is known as a "power-derating" curve

therm is resistance H = 1) addition to graph such is that shown in Fig. 11.24 is usually provided. The graph simply titles that to operation at ambient teraperatures below T_{io} the Here can sale α dissipate the lated value of P, watts. However, if the device is to be operatec at higher embient temperatures, the maximum allowable power dissipation must be derated according to the straight me shown in Fig. 1.24. The power-derating curve is a graphical representation of Eq. 1160. Specifically note that if the ambient temperature is I and the power dissiplation is at the rank from a lewed P_{∞} , then the junction temperature will be T_{loos} . Substituting these quantities in Eq. (11.69) results in

$$\theta_{JA} = \frac{I_{J_{\text{max}}} - I_{A0}}{P_{D0}} \tag{11.70}$$

which is the inverse of the slope of the power derating straight line. At an ambient temperatere I_{ij} higher than I_{ij} the maximum blowable newer dissipation P_{Dmax} can be obtained from Eq. (11.69) by substituting $T_j = T_{J_{max}}$; thus,

$$P_{D\text{max}} = \frac{T_{J\text{max}} - T_4}{\theta_{I4}} \tag{11.71}$$

Observe that as I approaches I the allowable power dissipation decreases, the lower thermal gradient arms the amount of heat that can be removed from the june ion. In the extreme situation of 7 = 7 = , no power car be fissiplified because no heat can be removed from the junction

Example 11.7

 Λ BIT is specified to have a maximum power dissipation P , of 2 W at an ambient temperature T_0 of 25 C, and a maximum junction temperature $T_{\rm sec}$ of 150 C. Find the following

- (a) The thermal resistance θ_{μ} .
- (b) The maximum power that can be safely dissipated at an ambient temperature of 50°C
- (c) The function temperature if the device is operating at $I_{\perp}=25$ C and is dissipating 1 W

Example 11 continued

Solution

(a)
$$\theta_{JA} = \frac{T_{J_{\text{max}}} - T_{40}}{P_{D0}} = \frac{150 - 25}{2} = 625 \text{°C/W}$$

(b)
$$P_{D_{\text{max}}} = \frac{T_{J_{\text{max}}} - T_4}{\theta_{JA}} = \frac{150 - 50}{62.5} = 1.6 \text{ W}$$

(c)
$$T = T_4 + \theta_{14}P_D = 25 + 62.5 \times 1 = 87.5$$
°C

11.7.4 Transistor Case and Heat Sink

The thermal resistance bets een junction and ambience it is a recognised is

$$\boldsymbol{\theta}_{JA} = \boldsymbol{\theta}_{JC} + \boldsymbol{\theta}_{CA} \tag{11.72}$$

where θ is the hermal resistance between praction and transister case quakage a d of the thermal resistance between case and an hierory for a given transistor θ is togathor desired desired desired the packaging. The device manufacturer can recure θ is to provide size in a relatively large metal case and placing the collector, where most of the new dissipated (in cirect contact with the late. Most high power transisters are wekaled to fashion. Figure 11.25 shows a sketch of a typical package



Figure 11.25 The popular TO3 package for power transistors. The case is make a set of a description of the case is placed in the set of the case. Therefore an electrically insulating but thermally conducting spacer is used between the transistor case and the "heat sink."

Although the circuit designer as no control over θ once a particular transactive been selected, the designer can considerably reduce θ below its reach value of θ . In the manifecturer as part of θ .) Reduction of θ can be effected by providing manifecturate heat transler from case to imbience. A popular approach is to bott the transactive chassis or to an extended metal surface. Such a metal surface then functions as male sink. Heat is casely conducted from the transactor case to the heat sink, that is the more resistance θ is usually very small. Also, neat is efficiently transferred by convecting radiation) from the heat sink to the antiferior resulting in a low thermal resistance θ . It is heat sink is utilized to case to ambience resulting in a low thermal resistance θ . It is heat sink is utilized to case to ambience thermal resistance serves by

$$\theta_{CA} = \theta_{CS} + \theta_{SA} \tag{11.73}$$

car be small because its two components can be made sincloby the choice of an appripaheat sink. For example, in very high power applications the heat sink is usually equipawith hims that further exclusive excling by radiation and convection.

As note the artisent by the advanced approximation is shorted by the control of the order of the control of the




Figure 11.26 Electrical analog of the thermal conduction process when a heat sink is utilized




Figure 11.27 Maximun, allowable power dissipation versus transistor case temperature

The electrical analog of the thermal conduction process when a heat sink is employed is shown in Fig. 11.26, from which we can write

$$T_t - T_t = P \left(\theta \to \theta + \theta + \theta_{st} \right) \tag{11.74}$$

As well as specifying θ , the device manufacturer usually supplies a derating curve for $P_{t,n}$ versus the case temperature. T. Such a curve is shown in Fig. 11.2°. Note that the slope of the power-derating straight line is $-1/\theta$. For a given transistor, the maximum power dissipation at a case temperature $T_{t,n}$ (usually 25.0) is much greater than that at an ambient temperature $T_{t,n}$ (usually 25.0). If the device can be maintained at a case temperature $T_{t,n}$, $T_{t,n} \leq T_{t,n} \leq T_{t,n}$, then the maximum safe power dissipation is obtained when $T_{t,n} = T_{t,n}$.

$$P_{e,\text{mix}} = \frac{T_{\text{max}} - T_{e}}{\theta_{e}} \tag{11.75}$$

Example 11.8

 Λ BIT is specified to have $T_{\rm eff} = 150$ C and to be capable of dissipating maximum power as follows

40 W at
$$T_C = 25^{\circ}C$$

2 W at $T_A = 25^{\circ}C$

Above 25 C, the max mum power dissipation is to be denited linearly with $\theta=3.12$ C.W. and $\theta_0=62.5$ C.W. Find the following:

- (a) The max main power that can be dissipated safely by this transistor when operated in free air at T = 51,
- (b) The maximum power that can be dissipated safely by this transistor when operated at an ambient on perature of 50 C but with a heat sink for which $\theta = 0.5$ C W and $\theta = 4$ C W and the temperature of the case and of the heat sink.
- (c) The maximum power that can be dissipated safely if an intimite neat sink is used and I = 50 C.

Solution

(a) $P_{Dmin} = \frac{T_{max} - T_4}{\theta_{1,1}} = \frac{150 - 50}{62.5} = 1.6 \text{ W}$

(b) With a heat sink, θ_4 becomes

$$\theta_{J4} = \theta_{JC} + \theta_{CS} + \theta_{S4}$$

= 3 12 + 0 5 + 4 = 7.62°C/W

Thus.

$$P_{Dmax} = \frac{150 - 50}{7.62} = 13.1 \text{ W}$$

Figure 11.28 shows the thermal equivalent circuit with the various temperatures increated




Figure 11.28 Thermal equivalent circuit for Example 11.8,

(c) An infinite heat sink, if it existed, would cause the case temperature T, to equal the ambient temperature T. The infinite heat sink has θ = 0. Obviously, one carnot buy an infinite heat sink, nevertheless this terminology is used by some manufacturers to describe the power-derating curve of Fig. 11.27. The absciss it is then labeled T, and the curve is called "power dissipation versus ambient temperature with an infinite heat sink." For our example, with infinite heat sink.

$$P = -\frac{T_{\text{max}}/I}{\theta} = \frac{150 - 50}{3.12} = 32 \text{ W}$$

The advantage of using a heat sink is dearly evident from Example 11.8. With a heat sink, the max main allowable power dissipation increases from 1.6 W to 13. W. Also note that although the transistor considered can be called a *40 W transistor, this level of power dissipation cannot be achieved in practice, it would require in infinite heat sink and an ambient temperature $T \le 25$ C.

TARBARLE

11.13 The 2Nt/30to power trens stories specified to have T = 200 € and P = ≤ 128 W for T ≤ 25 € for T = 28 € H = −4 € W. It is a particular application this device is to dissipate 50 W and operate at an ambier the appraisance of 25 € find the maximum thermal resistance of the heat sink that must be 18 d (i.e. H). Assente H = 0.6 € W. What is the case temperature, T ?

Ans. 1.5°C/W: 130°C

11.7.5 The BJT Safe Operating Area

In add from to specifying the maximum power dissipation at different case temperatures, power-transistor manufacturers usually provide a plot of the boundary of the safe operating area (SOA) in the complaine. The SOA specification takes the form diastrated by the sketch in Fig. 1—29, the following paragraph numbers correspond to the boundaries on the sketch.

- 1. The maximum allowable current / Exceeding this current on a continuous basis can result in melting the wires that bond the device to the package terminals
- 2. The maximum power dissipation hyperbola. This is the locus of the points for which P_{m_1} (at I). For temperatures I = I, the power-derating curves described in Section 11.24 should be used to obtain the applicable P_{m_1} and thus a correspondingly lower hyperbola. Almough the operating point can be allowed to move temporarily above the hyperbola, the *inerage* power dissipation should not be allowed to exceed P_{lmax}
- 3. The second-breakdown limit Second breakdown is a phenomenon that results because current flow across the emitter base junction is not uniform. Rather, the current density is greatest near the periphery of the janet on. This "current crowding" gives rise to increased localized power dissipition and hence temperature rise (at locations called hot spots). Since a temperature rise causes an increase in current, a localized form of thermal runaway can occur, leading to junction destruction.




Figure 11.29 Safe operating area (SOA) of a BJT

4 The collector to emitter breakdown voltage, B1 , , The instantaneous value is should never be allowed to exceed BV_{-} , otherwise, avalanche breakdout in the collector-base junction may occur (see Section 6.9).

Finally, it should be mentioned that logarithmic scales are usually used for a inf leading to an SOA boundary that consists of straight lines.

11.7.6 Parameter Values of Power Transistors

Owing to their large geometry une high operating currents, power transisters display tipus parameter values that can be quite different from those of small-signa transitors Ite important differences are as follows:

- 1. At high currents, the exponential $i = \frac{1}{2}$ relationship exhibits a factor of 2 reduction is the exponent; that is, $l_C = I_S e^{V_B \epsilon/2 V_T}$
- 2. β is low, typically 30 to 80, but can be as low as 5. Here, it is important to note tat 1 has a positive temperature coefficient.
- 3. At high currents, r_n becomes very small (a few ohms) and r_n becomes important r_n defined and explained in Section 9.2.2).
- 4. 1. is low (a few megahertz), (is large (handreds of preoferads, and (is eve larger (These parameters are defined and explained in Section 9.2.2.)
- 5 1 m, is large (a few tens of microamps) and, as isual, doubles for every 0 (net temperature.
- **6.** BV_{CEO} is typically 50 to 100 V but can be as high as 500 V.
- 7. I_{mp} is typically in the ampere range but can be as high as 100 A

11.8 Variations on the Class AB Configuration (F)

In this section, we discuss a number of circuit improvements and protection techniques of the BJT class AB output stage.

11.8.1 Use of Input Emitter Followers

Ligare 11.30 shows a class AB circuit biased using transistors Q and Q, which also funcfrom as emitter followers, thus providing the circuit with a high input resistance. In effect, the circuit functions as a unity gain buffer amplifier. Since all four transistors are usually matched, the quiescent current (= 0) R=-i in Q and Q is equal to that in Q and QResistors R and R, are usually very small and are included to compensate for possible mismatches between Q and Q and to guard against the possibility of thermal runaway due to temperature differences between the input, and output-stage transistors. The latter point e in be appreciated by noting that an increase in the current of say, Q causes an increase in the voltage drop across R and a corresponding decrease in U., Thus R provides negative feedback that helps stabilize the current through Q.

Because the circuit of Fig. 11.30 requires high-quality pnp transistors, it is not suitable for implementation in conventional morolithic IC technology. However, excellent results have been obtained with this circuit implemented in hybrid thick film technology (Wong and Sherwin (1979). This technology permits compenent trimming, for instance, to minimize the output offset voltage. The circuit can be used alone or together with an op amp to provide increased output driving capability. The latter application will be discussed in the next section.




Figure 11.30 A class AB output stage with an input buffer. In addition to providing a tagh ciput resis tance, the buffer transistors Q and Q bias the output truns sors Q and Q,

11.14 Note Although very instructive, this exercise is rather leng. Consider the circuit of tight 1.35×10^{-2} R = $R = 5 \text{ k}\Omega / R = K = 0.52$, and $1 = 5 \times 10^{-2}$ the trainsistors be matched with $1 = 3 \times 10^{-2}$ A and $\beta = 200$ chose are the values asset in the LHO (2 manufactor recomplished except that R = 2 = 2.42 norm (carbon and R = -6 find the date secont current a cache incomparisons and R = -2.42 norm (carbon and R = -6 find the date secont current a cache incomparisons and R = -2.42 norm (carbon and R = -2.42) and R = -2.42 norm (carb

Ans. (i) 2.87 mA (i), ib for -10.7 + 8.8 mA 4.87 mA 1.95 mA

11.8.2 Use of Compound Devices

To increase the current gain of the output stage transistors, and thus reduce the required is current frive, the Darlington configuration shown in Fig. 1. 31 is frequently use, tere the npn transistor of the class AB stage. The Darlington configuration is equivalently again and transistor having $\beta = \beta_1 \beta_2$, but almost twice the value of V_{BE} .

The Darlington configuration can be also used for pm transistors and this with done in discrete circuit design. In IC design, however, the fack of good quality of the tors prompted the use of the alternative compound configuration shown in Fig. 132.1 configuration device is equivalent to a single pnp transistor having p = plp. When from a with standard IC technology Q is usually a lateral pnp having a low plp = 11 and high-frequency response Q = 11 and pnp high-frequency response Q = 11 and pnp high-frequency response Q = 11 and pnp high-frequency response Q = 11 and Q = 11 suffers from a poor integration of the Q substantial Q is prone to high frequency oscillators (with frequency near Q of the Q in property details Q is prone to high frequency oscillators (with frequency near Q of the Q is understood and Q is prone to high frequency oscillators (with frequency near Q of the Q is understood and Q is prone to high frequency oscillators (with frequency near Q of the Q is understood and Q is prone to high frequency oscillators. The subject of feed amplifier stability was studied in Chapter 10.




Figure 13.31 The Darlington configuration.




Figure 11.32 The compound-pnp configuration.

To illustrate the application of the Darlington configuration and of the compound pup we show in Fig. 11.33 an output stage utilizing both. Class AB biasing is achieved using a 1-, multiplier. Note that the Darlington upreadds one more () drop and thus the 1-, multiplier is required to provide a bias voltage of about 2-V. The design of this class AB stage is investigated in Problem 11.43.




Figure 11.33 A class AB output stage at zing a Darlington npn and a compound pnp. Busing is obtained using a V_{np} multiplier

11.15 (a) Refer to Fig. 11.32 Show that, for the composite pnp transistor.

$$i_B = \frac{I_C}{\beta_N \beta_P}$$

and

Hence show that

$$I_C = \beta_{\Lambda} I_{SP} e^{i E_B / i \gamma}$$

and thus the transistor has an effective scale current

$$I_S = \beta_S I_{SP}$$

where I_{SP} is the saturation current of the pnp transistor Q_{sp} .

(b) For $\beta_c = 20^\circ \beta_c = 50^\circ I_p = 10^{\circ 1} \text{A}$, find the effective current gain of the compound device and its v_{zs} when $i_c = 100 \text{ mA}$.

Ans. (b) 1000; 0 651 V

11.8.3 Short-Circuit Protection

Figure 11.34 shows a class AB output stage equipped with protection agains the effect short-circuiting the output while the stage is sourcing current. The large current that the stage is not through Q in the event of a short circuit will develop a voltage drop across P_k of suffectival ue to turn Q_k on. The collector of Q_k will then conduct most of the current $I_{B,w}$ robbing Q of its base crive. The current through Q will thus be reduced to a safe operating level.

This method of short-circuit protection is effective in ensuring device salely, batothostic disadvantage that under normal operation about 0.5 V drop might appear across each f. This means that the voltage swing at the output will be reduced by that much, in each direction. On the other hand, the inclusion of emitter resistors provides the additional benefit of protecting the output transistors against thermal runaway.

D1116 In the circuit of Fig. 1. 34 let $I_{max} = 2$ mA. Find the value of R_r that causes Q_s o turn on and absorb all 2 mA when the circuit current being sourced reaches 150 mA. For Q_s , $I = 10^{-2}$ A. If the normal peak output current is 100 mA, find the voltage drop across R_s , and the collector current of Q_s .

Ans. 4.3 Ω ; 430 mV; 0.3 μ A

955




Figure 11.34. Versex AB output stand of the spectrum, protection for prefection calculations in the event of an output short circuit while v_0 is positive

11.8.4 Thermal Shutdown

In addition to short-circuit protection, most IC power amplifiers are usually equipped with a circuit that senses the temperature of the chip and turns on a transistor in the event that the temperature exceeds a safe preset value. The turned-on transistor is connected in such a way that it absorbs the bias current of the amplifier, thus virtually shutting down its operation

Figure 11.35 shows a thermal-shutdown circuit. Here, transistor Q is normally off. As the chip temperature rises, the combination of the positive temperature coefficient of zener diode Z and the negative temperature coefficient of U, causes the voltage at the emitter of Q to rise. This in turn raises the voltage at the base of Q to the point at which Q turns on

11.9 IC Power Amplifiers

A variety of IC power amplifiers are available. Most consist of a high-gain, small signal amplifier followed by a class AB output stage. Some have overall negative feedback already applied, resulting in a fixed closed loop voltage gain. Others do not have on chip feedback and are, in effect, op amps with large output power capability. In fact, the output current driving capability of any general purpose op amp can be increased by cascading it with a class B or class AB output stage and applying overall negative feedback. The additional output stage can be either a discrete circuit or a hybrid IC such as the buffer discussed in the preceding section. In the following we discuss some power amplifier examples.

(+)




Figure 11.35 Thermal-shutdown circuit

11.9.1 A Fixed-Gain IC Power Amplifier

Our first example is the LM380 to product of National Semiconductor Corporation wild is a fixed gain monolithic power amplifier. A simplified version of the internal circuit in amplifier is shown in Fig. 11.36. The circuit consists of an input differential a uphner to $\operatorname{Im} \mathcal{Q}$ and \mathcal{Q} as emitter followers for input baffering, and \mathcal{Q} and \mathcal{Q} as a differential prowith an emitter resistor R. The two resistors R and R provide do paths to gioura for \sim base currents of Q and Q , thus enabling the input signal source to be capacitively crape! to either of the two input terminals.

The differential amplifier transistors Q and Q are biased by two separate currents Q is brased by a current from the de supply V through the diode connected transistor Q , and ϕ is for R , Q_i is biased by a decourrent from the output ferminal through R . Under quiescent contions are, with no input signal applied) the two bias currents will be equal and the car of through and the voltage across R -will be zero. For the emitter current of Q -we can write

$$I_3 \approx \frac{V_S - V_{EB10} - V_{EB3} - V_{FB1}}{R_1}$$

where we have neglected the small de voltage drop across R_{\perp} . Assuming, for simplicity, V_{EB} to be equal,

$$I_3 \simeq \frac{k_S - 3 V_{EB}}{R_1} \tag{11.76}$$

For the emitter current of Q_4 we have

$$I_4 = \frac{V_O - V_{EB4} - V_{EB2}}{R_2} = \frac{V_O - 2V_{EB}}{R_2}$$
 (11.77)

The main objective of showing this circuit is to point our some interesting design features. He disis not a detailed schematic diagram of what is actually on the chip.




Figure 17.36. The simplified internal circuit of the LM380 IC power ampatier (Correst National Science Science Science Science Corporation.)

where V, is the dc voltage at the output, and we have neglected the small drop across K Equating I_s and I_d and using the fact that $R_1 = 2R_s$ results in

$$V_O = \frac{1}{2}V_S + \frac{1}{2}V_{EB}$$
 (8)

Thus the output is biased at approximate, helt the power's poly voltage, as desired for maximum output voltage swing. An important feature is the defeedback too the output to the emitter of Q_3 , through R_2 . This defeedback acts to stabilize the output defeats voltage at the value in Eq. (11.78). Qualitatively, the defeedback functions as to lowe if for some reason V_0 increases, a corresponding current increment will flow though K and it to the emitter of Q_4 . Thus the collector current of Q_4 increases, resulting it a positive increment in the voltage at the base of Q_2 . This, in turn, causes the collector current of Q_4 to increase, thus bringing down the voltage at the base of Q_8 and hence V_0 .

Continuing with the description of the circuit in Fig. 11.36, we observe that the differential amplifier (Q_0,Q_1) has a current mutor load, composed at Q and Q, trefer to Section 8.5 for a discussion of active loads). The single cided output voltage signal of the first stage appear of the collector of Q, and thus is applied to the base of the second stage common emitter amplifier Q. Transistor Q is based by the constant current source Q, which also acts as its active load in actual operation movever, the lead or Q, will be commonted by the reflected resistance due to R. Capacitor C provides frequency compensation (see Chapter 10).




Figure 11.37. Small signal and VS Confedence in Fig. 1. 36. The circled numbers indicate he rdc the analysis steps.

The output stage is class AB utilizing a compound pnp transistor (Q and Q). Note the feedback is applied from the output to the emitter of Q, via resistor R. To find the closed loop gain consider the small signal equivalent circuit shown in Fig. 11.37. Here, we have replaced the second-stage common-emitter amplifier and the output stage with an inventing amplifier block with gain 4. We shall assume that the amplifier 4 has high gain and high input resistance, and thus the input signal current into 4 is negligibly small. Under this assumption. Fig. 11.37 shows the analysis details with an input signal current inverting input terminal. The order of the analysis steps is indicated by the circled numbers. Note that since the input differential amplifier has a relatively large resistance R, in the emitter circuit, most of the applied input voltage appears across R. In other words the signal voltages across the emitter-base junctions of Q, Q, Q, and Q, are small in compansion to the voltage across R. Accordingly, the voltage gain can be found by writing a node equation at the collector of Q:

$$\frac{v_i}{R_3} + \frac{v_o}{R_2} + \frac{v_i}{R_3} = 0$$

which yields

$$\frac{v_o}{v_i} = -\frac{2R_2}{R_1} \simeq -50 \text{ V/V}$$

11.17 Denoting the total resistance between the collector of Q_n and ground by R, show, using Fig. 11.37.

$$\frac{2k}{+(R\sqrt{AR})}$$

which reduces to $(-2R_2/R_3)$ under the condition that $AR \gg R$.

As was demonstrated in Chapter 10, one of the advantages of negative feedback is the reduction of nonlinear distortion. This is the case in the Given cut of the LNDS in

The LM38C is designed to operate from a single supply 1 in the range of 12 V to 22 V. The selection of supply voltage depen is on the value of R and the required output powe P. The maintacturer supplies curves for the device power dissipation versus output power for a given load resistance and various supply voltages. One such set of curves for R=8.0 is shown in Eq. 1.38. Note the similarity to the class B power dissipation curve of Fig. 1.8. In fact, the residence in easily of titly that the location and value of the peaks of the curves in Fig. 1.38 are accurately predicted by Eqs. (1.20) and (11.21) respectively ewhere $V_{\rm c} = 1.38$ are accurately predicted by Eqs. (1.20) and (11.21) respectively ewhere $V_{\rm c} = 1.16$ like line labeted $V_{\rm c} = 0.00$ in Fig. 11.38 is the local of the points on the various curves at which the distortion (LHD) reaches $V_{\rm c} = 0.00$ in Eq. (1.20) of $V_{\rm c} = 0.00$ in the points of the various curves at which the distortion (LHD) reaches $V_{\rm c} = 0.00$ in Eq. (1.20) of $V_{\rm c} = 0.00$ is the local of the points on the various curves at which the distortion (LHD) reaches $V_{\rm c} = 0.00$ is represents the onset of peak clipping due to output-transistor saturation.

The manufacture also sapplies curves for maximum power dissipation versus temperature iderating curves) similar to those discussed in Section 11.7 for discrete power transistors.




Figure 31-38. Power dissipition (P) versus output power (P) for the LM380 with $R=8|\Omega|$ if contest National Semiconductor Corporation.)

- 11.18. The manufacturer specifies that for ambient temperatures below 25°C the EM38d can dissipact maximum, of 3 6 W. This substanted under the condition that is dual in the package be side co onto a printed circuit board fire ose thermal contact with 6 square menes of 2 pance coppert 1 Above I 25 C the thermal resistance s H = 35 C W I is specified to be 180 c. English maximum power dissipation possible. The ambient temperature is to be sult Ans. 2.9 W
- D11.19 It is required to use the LM380 to drive an 8-12 loudspeaker. Use the curves of Fig. 11.38 to determine the maximum power supply possible while limiting the maximum power dissipation to the 2.9 M determined in Exercise 11. 8. If for this application a 3. THD is allowed, find P, and the peak opeak output voltage.

Ans. 20 V; 4.2 W; 16.4 V

11.9.2 Power Op Amps

Figure 11/39 shows the general structure of a power op amp. It consists of a property amp followed by a criss AB bafter similar to that discussed in Section 118. The bar consists of transistors O(O(O)) and O(with bias resistors R) and R and emitter decending resistors R and R. The buffer supplies the required load carrent antil the current mere second the point that the voltage drop across R (in the current-sourcing mode) becomes sufficient large to turn Q on Transistor Q then supplies the additional load current required in the α rent-sinking mode. O supplies the load current until sufficient voltage develops across him. turn () on Then, () sinks the add tional load current. Thus the stage formed by () and [] . as a current hooster. The power op amp is intended to be used with negative feedback it to. usual closed loop configurations. A circuit based on the structure of Fiz. 11.39 is conacetally available from National Semiconductor as I HO101. This optimp is capable of pro-Itiz a continuous output current of 2 Λ and with appropriate he it sinking can provide at Ψ output power (Wong and Johnson, 1981). The EHO101 is fabricated using hybrid trick for technology.

11.9.3 The Bridge Amplifier

We conclude this section with a discussion of a circuit configuration that is popular to a power applications. This is the bridge amphitier configuration shown in Fig. 11.40 July 1 two power op amps. A and A. While A. is connected in the noninverting cont.; i. e. with a gain $K = 1 + \epsilon (R - R)$. A is connected as an inverting amplifier with a gain $\epsilon \log \epsilon$ The load R is floating and is connected between the output tem magnitude K R, R nals of the two op amps.

If t is a sinusoid with amplitude T, the voltage swing at the output of each opampa, be ± K.1 and that across the load will be ± 2 K.1. Thus, with op amps operated from +15 V supplies and capable of providing say a +12 V output swing an output swing of +24 V or be obtained across the load of the bridge amplifier.




Figure 11.39 Static to the section 11.8.1 The output current capability of the better consisting of




Figure 11.40. The bridge a confidence in Graft in

In designing bridge amplifiers, note should be taken of the fact that the peak a_{ij} drawn from each op amp is 2kT/R. This effect can be taken into account by constant the load seen by each op amp (to ground) to be $R_{I}/2$.

11.20 Consider the circuit of Fig. 11.40 with R. R. 1. kt2 R. 5 kt2 R. 15 kt2 and R. 8.12 Find the voltage gain and the input resistance. The power supply used is 4.8.8.11 is a 20.8 peak to peositive wave what is the peak to peak supply voltage. What is the peak load current? What is the power?

Ans. 3 V/V; 10 kΩ; 60 V; 3.75 A; 56.25 W

11.10 MOS Power Transistors

In this section we consider the structure, characteristics, and application of a special i, c. MOSFET suitable for high-power applications.

11.10 1 Structure of the Power MOSFET

The MOSELI structure studied in Chapter 5 (Fig. 5.1) is not suitable for high peac applications. To appreciate this fact recall that the drain current of an n channel MOSELI operating in the saturation region is given by

$$i_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (v_{GS} - V_t)^2$$
 (11.79)

It follows that to increase the current capability of the MOSEET, its width if shows made large and its channel length I should be made is small as possible. Unfortunal mowever, reducing the channel length of the standard MOSEET structure results it as to reduction in its breakdown voltage. Specifically, the departion region of the reverse how body to drain junction spreads into the short channel, resulting in breakdown at a rest low voltage. Thus the resulting device would not be capable of handing the high verse typical of power transistor applications. For this reason, new structures had to be fearlist tabricating short channel (E. to 2 gm) MOSEETs with high breakdown voltages.

At the present time the most popular structure for a power MOSEEL is the double diffused or DMOS transistor shown in Fig. 11.41. As indicated, the device is fabricated a lightly doped n type substrate with a heavily doped region at the bottom for the dietact. Two diffusions are employed, one to form the p-type hody region and another i. I. r the n-type source region.

The DMOS device operates as follows. Application of a positive gate voltage, gradition the threshold voltage ℓ , induces a lateral n channel in the p-type body region underscotthe gate oxide. The resulting channel is short, its length is denoted ℓ in Fig. 11.44. Careful then conducted by electrons from the source moving through the resulting short change the substrate and then vertically down the substrate to the drain. This should be continued with the lateral current flow in the standard small signal MOSTET structure (Chapter 5).

^{&#}x27;See Appendix A for a description of the IC fabrication process.




Figure 11.41 Double-diffused vertical MOS transistor (DMOS)

Let man the DMOS it of citation; by aclowing there in be very high (as high as 600 V). This is because the depletion region between the substrate and the body extends mostly in the lightly doped substrate and does not spread into the animal. The result is a MOS transistor that simultaneously has a high current capability (50 A is possible) as well as the high breakdown voltage just mentioned. Finally, we note that the vertical structure of the device provides efficient utilization of the silicon area.

An earlier structure used for power MOS transistors deserves mention. This is the V-2100xe. MONdesice see Six micross. A long to make the V-grouve MOSEFT has ost application ground to the vertical DMOS structure of Fig. 11.41, except possibly for hi, h frequency M. allens because of special although as all to being the Viras MOSFIT

11.10.2 Characteristics of Power MOSFETs

In spite of their radically different structure, power MOSFETs exhibit characteristics that are quite similar to those of the small-signal MOSFETs studied in Chapter > Important differences exist, however, and these are discussed next

Power MOSFETs have threshold voltages in the range of 2 V to 4 V. Li sat ir ition, the drain current is related to v_{es} by the square-law characteristic of Eq. (11.80). However, as shown in Fig. 11.42, the i_p - v_{os} characteristic becomes linear to kinger values of v_{os} . The line ear portion of the characteristic occurs as a result of the fight decire field none the short that of coasing the velocity of charge earriers to reach in opper firmt, a phenomenon known as velocity saturation. The resolution shap implies a constant 2 in the clocity saturation region

The characteristic shown in Enr. 11.32 includes a scement labeled subthreshold " Though of affle significance for power devices the subtineshold region of operation is of interest in very law perior applications used Section \$ 1.9)

Visitors Control economisms and a indirect Mosel Estructures when the countries in the sub-1 (fortialize We shall some see who chard on tesome delical Section 13.5)




Figure 11.42 Typical t_0 - v_{cs} characteristic for a power MOSFET.

11.10.3 Temperature Effects

Of considerable interest in the design of MOS power circuits is the variation of the MOSET characteristics with temperature, illustrated in Fig. 11.43. Observe that there is a value of the




Figure 11.43. The characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of a power MOS transistor (IRT 630. Siliconix) at the characteristic curve of th peratures of 185 (1925 (1 and +125 (1) (Courtesy of Silicoms fine))

the range of 4 V to 6 V for most power MOSFETs) at which the temperature coefficient of rank At bus a need the temperature coefficient. This is a significant do Al hallet values of property: It implies that a MOSFET operating beyond the zero-temperature coefficient point does not suffer from the possibility of thermal runaway. This is not the case, however, at low currents (i.e., lower than the zero-temperature-coefficient point). In the (relatively) low current region, the temperature coefficient of i_D is positive, and the power MOSEET can easily suffer thermal runaway (with unhappy consequences). Since class AB output stages are biased at low currents, means must be provided to guard against thermal runaw is

The reason for the positive temperature coefficient of i_D at low currents is that i_D = $(v_{65}-V_i)$ is relatively low, and the temperature dependence is domainated by the negative temperature coefficient of V_i (in the range of -3 mV/°C to -6 mV. C) which causes to rise with temperature.

11.10.4 Comparison with BJTs

The power MOSFET does not suffer from second breakdown, which limits the sate operating area of BJTs. Also, power MOSFETs do not require the large do base drive currents of power BH's Note however that the driver state in a MOS power amplifier should be capable of supplying sufficient current to charge and discharge the MOSFET's large and nonlinear input capacitance in the time allotted. Finally, the power MOSFET features in general a higher speed of operation that the power B11-11 s it ikes MOS power transistors especially suited to switching applications-for instance, in motor-control circuits.

11.10.5 A Class AB Output Stage Utilizing Power MOSFETs

As an application of power MOSITEs, we show in Fig. 11.44 a class AB output stage utilizing a pair of completner fary MOSELLs and employing BITs for biasing and in the driver stage The latter consists of complementary Durlington emitter to lowers formed by Q through Q and has the low output resistance necessary for driving the output MOSFF Is at high speeds

Of special interest in the circuit of Fig. 11.44 is the bias circuit util zing two 1 multiple ers formed by Q_s and Q_b and their associated resistors. Transistor Q_s is placed in direct thermal contact with the output transistors; this is achieved by simply mounting Q_i on their common heat sink. Thus, by the appropriate choice of the V_{Bk} multiplication factor of Q_k the bias voltage V_{GG} (between the gates of the output transistors) can be made to decrease with temperature at the same rate as that of the sum of the threshold voltages () - + / - of the ralput MOSFETs. In this way the overdrive voltages and hence the quiescent current of the output transistors can be stabilized against temperature variations

Analytically, V_{GG} is given by

$$1 + \frac{R}{R}$$
 $1 + 1 + \frac{R}{R}$ $1 - 41$

is thermally coupled to the output devices while the other BJTs remain at constant temperature, we have

$$\frac{\partial I}{\partial I} = 1 + \frac{R}{R_1} \frac{\partial I}{\partial I}$$

which is the relationship needed to determine R/R_s so that $\partial I = \sigma (I_s + I_s) + \partial I_s$ The other U_{ij} multiplier is then adjusted to yield the value of U_{ij} required for the desired quiescent current in Q and Q




Figure 11.44. A class AB amplifier with MOS output transistors and BH drivers. Resistor R is adjusted to vie d the desired value of quiescent current in the experimensistors. Resistors R are used to suppress parasitic oscillations at high frequencies. Typically $R \approx 00.91$

- 11 21 For the circuit in Fig. 11 44, find the ratio R. R₂ that provides temperature stabilization of the qui escent current in Q and Q. Assume that T₂ changes at 3 mV. C and that at t₁ = 2 mV. C Ans. 2
- 11.22 For the circuit in Fig. 11.44 assume that the B1Is have a nominal I_j of 0.7 V and that the MOS FFIs have I_j = 3 V and μ_i C_j (B_j L_j = 2 A_j V) It is required to establish a quiescent current of 100 mA in the output stage and 20 mA in the driver stage. Find I_j = I_{GO}, R_j and R_j R_j Use the value of R_j R_j found in fivercise 11.21. Assume that the MOSFFIs are represented by their square-law i_D=v_{GS} characteristics.
 Ans. 3.32 V; 6.64 V; 332 Ω; 9.5

Summary

- Output stages are classified according to the transistor conduction angle: class A (360°), class AB (slightly more than 180°), class B (180°), and class C (less than 180°).
- The most common class A output stage is the emitter follower. It is biased at a current greater than the peak load current
- The class A output stage dissipates its maximum power under quiescent conditions ($v_0 = 0$). It achieves a maximum power-conversion efficiency of 25%
- The class B stage is biased at zero current, and thus dissipates no power in quiescence.
- The class B stage can achieve a power conversion efficiency as high as 78.5%. It dissipates its maximum power for $\hat{V}_0 = (2/\pi)V_{CC}$.
- The class B stage suffers from crossover distortion.
- The class AB output stage is biased at a small current; thus both transistors conduct for small input signals, and crossover distortion is virtually eliminated
- Except for an additional small quiescent power dissipation, the power relationships of the class AB stage are similar to those in class B
- To guard against the possibility of thermal runaway, the bias voltage of the class AB circuit is made to vary with temperature in the same manner as does $V_{\rm BE}$ of the output transistors.
- The classical CMOS class AB output stage suffers from reduced output signal-swing. This problem can be overcome by replacing the source-follower output transistors with a pair of complementary devices operating in the common-source configuration.
- The CMOS class AB output stage with common-source transistors allows the output voltage to swing to within an overdrive voltage from each of the two power

- supplies. Utilizing error amplifiers in the feedback path of each of the output transistors reduces both the output resistance and gain error of the stage.
- To facilitate the removal of heat from the silicon chip power devices are usually mounted on heat sinks. The maximum power that can be safely dissipated in the device is given by

$$P_{\text{out}} = \frac{T_{\text{min}} T_4}{\theta_1 + \theta_2 + \theta_3}$$

where I_{-} and θ_{-} are specified by the manufacturer while θ_{-} and θ_{-} depend on the heat sink design

- Use of the Darangton configuration in the class AB out put stage reduces the base current drive requirement. In integrated circuits—the compound pup configuration is commonly used.
- Output stages are usually equipped with circuitry that in the event of a short circuit, can turn on and limit the base carrent drive, and hence the emitter current, of the output transistors.
- It power amplifiers consist of a small-signal voltage amplifier cascaded with a high-power output stage. Overall feedback is applied either on chip or externally.
- The bridge amplifier configuration provides, across a floating load a peak to peak output voltage which is twee that possible from a single amplifier with a grounded load.
- The DMOS transistor is a short channe, power device capable of both high current and high voltage operation
- The drain current of a power MOSIET exhibits a positive temperature coefficient at low currents, and thus the device can suffer thermal runaway. At high currents the temperature coefficient of rols negative.

Computer Simulation Problems

Problems identified by this icon are intended to demonstrate the value of using SPICE simulation to verify hand analysis and design, and to investigate important issues such as allowable signal swing and amplifier nonlinear distortion instructions to assist in setting up PSpice and Multism simulations for all the indicated problems can be found in the corresponding files on the disc. Note that if a particular parameter value is not specified in the problem statement, you are to make a reasonable assumption.

* difficult problem; ** more difficult; *** very challenging and/or time-consuming; D: design problem

Section 11.2: Class A Output Stage

11.1 A class A emitter follower, biased using the circuit shown in Fig. 11.2, uses $V_{\rm CC} = 5$ V, $R = R_{\rm c} = 1$ k Ω , with all transistors (including $Q_{\rm s}$) identical. Assume $V_{\rm ac} = 0.7$ V, $V_{\rm CEsst} = 0.3$ V, and β to be very large. For linear operation, what are the upper and lower limits of output voltage, and the corresponding inputs? How do these values change if the emitter-base junction area of $Q_{\rm s}$ is made twice as big as that of $Q_{\rm s}$? Half as big?

11.2 A source-follower circuit using NMOS transistors is constructed following the pattern shown in Fig. 11.2. All three transistors used are identical, with $V_i = 1$ V and $\mu_n C_n$, W/L = 20 mA/V², $V_{cc} = 5$ V, $R = R_i = 1$ k Ω For linear operation, what are the upper and lower limits of the output voltage, and the corresponding inputs?

D 11.3 Using the follower configuration shown in Fig. 11.2 with ± 9 -V supplies, provide a design capable of ± 7 -V outputs with a 1-k Ω load, using the smallest possible total supply current. You are provided with four identical, high- β BITs and a resistor of your choice.

D 11.4 An emitter follower using the circuit of Fig. 11.2, for which the output voltage range is ± 5 V, is required using $V_{CC}=10$ V. The circuit is to be designed such that the current variation in the emitter-follower transistor is no greater than a factor of 10, for load resistances as low as 100 Ω . What is the value of R required Find the incremental voltage gain of the resulting tollower at $v_0=\pm 5$, 0, and ± 5 V, with a 100- Ω load. What is the percentage change in gain over this range of v_0 ?

*11.5 Consider the operation of the follower circuit of Fig. 11.2 for which $R_L = V_{CC}/I$, when driven by a square wave such that the output ranges from $+V_{CC}$ to $-V_{CC}$ (ignoring V_{CLout}). For this situation, sketch the equivalent of Fig. 11.4 for v_{CLout} , and ρ_{to} . Repeat for a square-wave output that has peak levels of $\pm V_{CC}/2$. What is the average power dissipation in Q_1 in each case? Compare these results to those for sine waves of peak amplitude V_{CC} and $V_{CC}/2$, respectively

11.6 Consider the situation described in Problem 115 for square-wave outputs having peak-to-peak values of $2I_{co}$. V_{cos} and for sine waves of the same peak-to-peak values, I_{to} the average power loss in the current-source transistor O

11.7 Reconsider the situation described in Exercise 113 for variation in V_{cc} —specifically for $V_{cc} = 16 \text{ V}$, 12 V, 10 V and 8 V. Assume V_{cEst} is nearly zero. What is the power conversion efficiency in each case?

Section 11.3: Class B Output Stage

11.8 Consider the circuit of a complementary-BIT class B output stage. For what amplitude of input signal does the crossover distortion represent a 10% loss in peak implande

11.9 Consider the feedback configuration with a class B output stage shown in Fig. 11.9. Let the amplifier gain A=100 V/V Derive an expression for v_{ij} versus v_{ij} assuming that $|V_{BE}|=0.7 \text{ V}$. Sketch the transfer characteristic v_{ij} versus v_{ij} , and compare it with that without feedback

enhancement MOSFETs, shown in Fig. P11.10. Let the devices have $\{V_i\} = 0.5 \text{ V}$ and $\mu C_i W/L = 2 \text{ mA/V}^2$ With a 10-kHz sine-wave input of 5-V peak and a high value of toad resistance, what peak output would you expect? What fraction of the sine-wave period does the crossover interaction of the sine-wave period does the crossover




Figure P11 10

11.11 Consider the complementary-BJT class B output stage and neglect the effects of finite V_{me} and V_{me} . For $\pm 10^{-4}$ power supplies and a 100- Ω load resistance, what is the maximum sine-wave output power available? What si palv power corresponds? What is the power-conversion officient butput signals of half this amplitude, find the output was the supply power, and the power-conversion efficiency

D 11.12 A class B output stage operates from 25 V surp. Assuming relatively ideal transistors, what is the sulput with

for maximum power-conversion efficiency? What is the output voltage for maximum device dissipation? If each of the output devices is individually rated for 1-W dissipation, and a factor of-2 safety margin is to be used, what is the smallest value of load resistance that can be tolerated, if operation is always at full output voltage. If operation is allowed at half the full output voltage, what is the smallest load permitted? What is the greatest possible output power available in each case?

D 11.13 A class B output stage is required to deliver an average power of 100 W into a 16- Ω load. The power supply should be 4 V greater than the corresponding peak sine-wave output voltage Determine the power-supply voltage required (to the nearest volt in the appropriate direction), the peak current from each supply, the total supply power, and the power-conversion efficiency. Also, determine the maximum possible power dissipation in each transistor for a sine-wave input

11.14 Consider the class B BJT output stage with a square-wave output voltage of amplitude V_a across a load R, and employing power supplies $\pm V_c$. Neglecting the effects of finite V_{ni} and V_c , determine the load power, the supply power, the power-conversion efficiency, the maximum attainable power-conversion efficiency and the corresponding value of V_a , and the maximum available load power. Also find the value of V_a at which the power dissipation in the transistors reaches its peak, and the corresponding value of power-conversion efficiency.

Section 11.4: Class AB Output Stage

D 11.15 Design the quiescent current of a class AB BJT output stage so that the incremental voltage gain for v_i in the vicinity of the origin is in excess of 0.98 V/V for loads larger than 100 Ω . Assume that the BJTs have $V_{\rm ME}$ of 0.7 V at a current of 100 mA and determine the value of $V_{\rm MB}$ required.

11.16 For the class AB output stage considered in Example 11.3, add two columns to the table of results as follows the total input current drawn from v_I (i_I , mA); and the large-signal input resistance $R_{\rm in} \equiv v_I/i_I$. Assume $\beta_N = \beta_P = \beta = 49$ Compare the values of $R_{\rm in}$ to the approximate value obtained using the resistance reflection rule, $R_{\rm in} = \beta R_I$.

11.17 In this problem we investigate an important trade-off in the design of the class AB output stage of Fig. 11.11: Increasing the quiescent current I_Q reduces the nonlinearity of the transfer characteristic at the expense of increased quiescent power dissipation. As a measure of nonlinearity, we use the maximum deviation of the stage incremental gain, which occurs at $v_Q = 0$, namely

$$|\varepsilon = |1 - v_o/v_i|_{\nu_o = 0}$$

(a) Show that & is given by

$$\varepsilon = \frac{V_T/2I}{R_I + (V_T/2I_O)}$$

which for $2I_QR_L \gg V_T$ can be approximated by

$$\varepsilon \simeq V_T/2I_QR_L$$

(b) If the stage is operated from power supplies of $\pm 2\,V_{CC}$, find the quiescent power dissipation, P_D

(c) Show that for given V_{CC} and R_L , the product of the quiescent power dissipation and the gain error is a constant given by

$$\varepsilon P_D = V_7 \left(\frac{V_{CC}}{R_t} \right)$$

(d) For $V_{CC}=15\,$ V and $R_L=100\,$ Ω , find the required values of P_D and I_Q if ε is to be 5%, 2%, and 1%.

*11.18 A class AB output stage, resembling that in Fig. 11.11 but utilizing a single supply of +10 V and biased at $V_i = 6$ V, is capacitively coupled to a 100- Ω load. For transistors for which $|V_{BF}| = 0.7$ V at 1 mA and for a bias voltage $V_{BB} = 1.4$ V, what quiescent current results? For a step change in output from 0 to -1 V, what input step is required? Assuming transistor saturation voltages of zero, find the largest possible positive-going and negative-going steps at the output

Section 11.5: Biasing the Class AB Circuit

D 11.19 Consider the diode-biased class AB circuit of Fig. 11.14. For $I_{\text{BIAS}} = 100 \,\mu\text{A}$, find the relative size (n) that should be used for the output devices (in comparison to the biasing devices) to ensure that an output resistance of $10 \,\Omega$ or less is obtained in the quiescent state. Neglect the resistance of the biasing diodes

D *11.20 A class AB output stage using a two-diode bias network as shown in Fig. 11.14 utilizes diodes having the same junction area as the output transistors. For $V_{cx} = 10 \text{ V}$, $I_{\text{BIAS}} = 0.5 \text{ mA}$, $R_L = 100 \Omega$, $\beta_k = 50$, and $|V_{\text{CESM}}| = 0 \text{ V}$, what is the quiescent current? What are the largest possible positive and negative output signal levels? To achieve a positive peak output level equal to the negative peak level, what value of β_k is needed if I_{BIAS} is not changed? What value of I_{BIAS} is needed if β_k is held at 50° For this value, what does I_Q become?

**11.21 A class AB output stage using a two-diode bias network as shown in Fig. 11.14 utilizes diodes having the same junction area as the output transistors. At a room temperature of about 20°C the quiescent current is 1 mA and $|V_{BE}| = 0.6$ V. Through a manufacturing error, the thermal coupling between the output transistors and the biasing diode-connected transistors is omitted. After some output activity, the output devices heat up to 70°C while the biasing devices remain at 20°C. Thus, while the V_{BE} of each device remains unchanged, the quiescent current in the output devices increases. To calculate the new current value, recall that there are two effects: I_3 increases by about $14\%/^{\circ}$ C and $V_T = kTq$ changes, where T = (273° +

temperature in °C), and $V_T = 25$ mV only at 20 °C. However, you may assume that β_C remains almost constant. This assumption is based on the fact that β increases with temperature but decreases with current. What is the new value of I_0 ? If the power supply is ± 20 °V, what additional power is dissipated? If thermal runaway occurs, and the temperature of the output transistors increases by 10°C for every watt of additional power dissipation, what additional temperature rise and current increase result?

D 11.22 Repeat Example 11.5 for the situation in which the peak positive output current is 200 mA. Use the same general approach to safety margins. What are the values of R_1 and R_2 you have chosen?

°°11.23 A V_{RE} multiplier is designed with equal resistances for nominal operation at a terminal current of 1 mA, with half the current flowing in the bias network. The initial design is based on $\beta = \infty$ and $V_{RE} = 0.7$ V at 1 mA

(a) Find the required resistor values and the terminal voltage

(b) Find the terminal voltage that results when the terminal current increases to 2 mA. Assume $\beta = \infty$

(c) Repeat (b) for the case the terminal current becomes 10 mA

(d) Repeat (c) using the more realistic value of $\beta = 100$

Section 11.6: CMOS Class AB Output Stages

D 11.24 (a) Show that for the class AB circuit in Fig. 11.17, the small-signal output resistance in the quiescent state is given by

$$R = \frac{1}{g_{mn} + g_{mp}}$$

which for matched devices becomes

$$R_{\text{out}} = \frac{1}{2g_{\pi}}$$

(b) For a circuit that utilizes MOSFETs with $|V_d| = 0.7 \text{ V}$ and $K'(W/L) = 200 \text{ mA/V}^2$, find the voltage V_{GG} that results in $R_{\text{out}} = 10 \Omega$.

D 11.25 (a) For the circuit in Fig. 11.17 in which Q_1 and Q_2 are matched, and Q_N and Q_P are matched, show that the small-signal voltage gain at the quiescent condition is given by

$$R \rightarrow \frac{R}{(2-\epsilon)}$$

where g_m is the transconductance of each of Q_N and Q_P and where channel-length modulation is neglected

(b) For the case $I_{\rm BIAS}=0.1$ mA, $R_L=1~{\rm k}\Omega$, $k_s=k_p=nk_1=nk_2$, where $k=\mu C_{\rm or}(WL)$, and $k_1=20~{\rm mA/V^2}$, find the ratio n that results in an incremental gain of 0.98. Also find the quiescent current I_Q .

D 11.26 Design the circuit of Fig. 31.17 to operate at $I_Q = 1$ mA with $I_{BIAS} = 0.1$ mA. Let $\mu_n C_{ox} = 250 \,\mu\text{A/V}^2$.

 $\mu_p C_{ox} = 100 \ \mu \text{ A/V}^*$, $V_{in} = -V_{ip} = 0.45 \ \text{V}$, and $V_{in} = V_{ip} = 0.45 \ \text{V}$. Design so that Q_1 and Q_2 are matched and Q_2 and Q_3 are matched, and that in the quiescent state each operates at an overdrive voltage of 0.2 V

(a) Specify the W/L ratio for each of the four transistors

(b) In the quiescent state with $v_O = 0$, what must v_i be

(c) If Q_{χ} is required to supply a maximum load current of 10 mA, find the maximum allowable output voltage. Assume that the transistor supplying $I_{\rm BIAS}$ needs a minimum of 0.2 V to operate properly

11.27 For the CMOS output stage of Fig. 11 19 with $I_Q = 3$ mA, $|I_{OI}| = 0.15$ V for each of Q_P and $Q_{V, M}$ the quiescent point, and $\mu = 5$, find the output resistance at the quiescent point

11.28 (a) Show that for the CMOS output stage of Fig. 11 19

Gain error =
$$\frac{R_{\text{in}}}{R_t}$$

(b) For a stage that drives a load resistance of 100 Ω with a gain error of less than 5%, find the overdrive voltage at which Q_P and Q_A should be operated. Let $I_Q=1\,\mathrm{mA}$ and $\mu=10$

D 11.29 It is required to design the circuit of Fig. 11 19 to drive a load resistance of 50 Ω while exhibiting an output resistance around the quiescent point, of 2.5 Ω . Operate Q_V and Q_F at $I_Q=1.5$ mA and $V_{QA}V=0.15$ V. The technology offized is specified to have $k_n'=250~\mu$ A/V², $k_p'=100~\mu$ A/V. $V_{IB}=-V_{IP}=0.5$ V, and $V_{IB}=V_{SS}-2.5$ V.

(a) Specify (W/L) for each of Q_{γ} and Q_{ρ} .

(b) Specify the required value of μ

(c) What is the expected error in the stage gain?

(d) In the quiescent state, what do voltage must appear at the output of each of the error amplifiers?

(e) At what value of positive v_O will Q_P be supplying all the load current? Repeat for negative v_O and Q_V supplying all the load current

(f) What is the linear range of v_O ?

Section 11.7: Power BJTs

D 11.30 A particular transistor having a thermal resistance $\theta_{i,j} = 2^{\circ}\text{C/W}$ is operating at an ambient temperat of 30°C with a collector-emitter voltage of 20 V 10°L. The resistance of 10°C with a collector-emitter voltage of 20°C V 10°L. What is the corresponding device power ratio V W the greatest average collector current that show V considered?

11.31 A particular transistor has a power of a at 25 to 200 mW, and a maximum junction copyride collection. What is its thermal resistance? What is its power of when operated at an ambient temperature of 30 to
its junction temperature when dissipating 100 mW at an ambient temperature of 50°C°

11.32 A power transistor operating at an ambient temperature of 50°C , and an average emitter current of 3 A, dissipates 30 W. If the thermal resistance of the transistor is known to be less than 3°C/W , what is the greatest junction temperature you would expect? If the transistor V_{BE} measured using a pulsed emitter current of 3 A at a junction temperature of 25°C is 0.80 V, what average V_{BE} would you expect under normal operating conditions? (Use a temperature coefficient of -2 mV/°C)

11.33 For a particular application of the transistor specified in Example 11.7, extreme reliability is essential. To improve reliability, the maximum junction temperature is to be limited to 100°C. What are the consequences of this decision for the conditions specified?

11.34 A power transistor is specified to have a maximum junction temperature of 130°C. When the device is operated at this junction temperature with a heat sink, the case temperature is found to be 90°C. The case is attached to the heat sink with a bond having a thermal resistance $\theta_{ex} = 0.5$ °C/W and the thermal resistance of the heat sink $\theta_{xx} = 0.1$ °C/W. If the ambient temperature is 30°C what is the power being dissipated in the device? What is the thermal resistance of the device, θ_{yx} , from junction to case?

11.35 A power transistor for which $T_{hata} = 180^{\circ}\text{C}$ can dissipate 50 W at a case temperature of 50 C. It it is connected to a heat sink using an insulating washer for which the thermal resistance is 0.6°C/W , what heat-sink temperature is necessary to ensure safe operation at 30 W.) For an ambient temperature of 39°C, what heat-sink thermal resistance is required? If, for a particular extruded-aluminum-finned heat sink, the thermal resistance in still air is 4.5°C/W per centimeter of length, how long a heat sink is needed?

Section 11.8: Variations on the Class AB Configuration

11.36 Use the results given in the answer to Exercise 11.14 to determine the input current of the circuit in Fig. 11.30 for $v_t = 0$ and ± 10 V with infinite and ± 100 - Ω loads

11 37 For the circuit in Fig 11 30 when operated near, 0 and fed with a signal source having zero resistance, show that the output resistance is given by

$$R_{\text{out}} = \frac{1}{2} [R_3 + r_{c3} + (R_1 \parallel r_{c1})/(\beta + 1)]$$

Assume that if e rop and bottom halves of the circuit are perfectly matched

D 111 38 Consider the circuit of Fig. 1. 30 in which Q and Q in matched but have

three times the junction area of the others. For r=10 V find values for resistors R through R which allow for a base current of at least 10 mA in Q and Q at \longrightarrow 5 V (when a load demands it) with at most a 2 to 1 variation in currents in Q_1 and Q_2 , and a no-load quiescent current of 40 mA in Q and Q_3 ; $\beta_{1,2} \ge 150$, and $\beta_1 \longrightarrow 80$. For input voltages around 0 V, estimate the output resistance of the overal, followed driven by a source having zero resistance. For an anput voltage of +1 V and a load resistance of 2 Ω what output voltage results? Q_1 and Q_2 have $|V_{B_2}|$ of 0.2 V at a current of 10 mA

11.39 Figure P11 39 shows a variant of the class AB circuit of Fig. 11 30. Assume that all four transistors are matched and have $\beta = 100$.




Figure PH 39

(a) For $v_I = 0$, find the quiescent current in Q and Q_s , the input current r_I , and the output voltage v_I .

(b) Since the circuit has perfect symmetry the small stenal performance around $-\theta$ can be determined by considering other that top of bottom half of the circuit or V. In this case the road of the half circuit must be 2R, the impair resistance found is 2R, and the output resistance located is 2R. Using this approach field R, and R, case in mg that the circuit is led with a zero-resistance source)

11:40 For the Darbinzton configuration shown in Fig. 11:31 show that for $\beta \gg 1$ and $\beta \gg 1$

(a) The equivalent composite transistor has $\beta = \beta/\beta$ (b) If the composite transistor is operated at a current I—then Q—will be operating at a collector current approximately

equal to I_C , and Q_1 will be operating at a collector current approximately equal to I_C/β_2 .

(c) The composite transistor has a $V_{BE} = 2V_T \ln (I_C/I_S) - V_T \ln (\beta_2)$, where I_S is the saturation current of each of Q_1 and Q_2 .

(d) The composite transistor has an equivalent $r_{\pi} \simeq 2\beta_1 \beta_2 (V_T/I_C)$.

(e) The composite transistor has an equivalent $g_m = \frac{1}{2}(I_C/V_T)$.

***11.41** For the circuit in Fig. P11.41 in which the transistors have $V_{BE} = 0.7 \text{ V}$ and $\beta = 100^{\circ}$




Figure P11.41

(a) Find the dc collector current for each of Q_1 and Q_2 . (b) Find the small-signal current i_c that results from an input signal v_i , and hence find the voltage gain v_o/v_i . (c) Find the input resistance R_{ip} .

SIM "11.42 The BJTs in the circuit of Fig. P11.42 have $\beta_i = 10$, $\beta_k = 100$, $|V_{BE}| = 0.7$ V, and $|V_4| = 100$ V

(a) Find the dc collector current of each transistor and the value of $V_{\rm C}$.

(b) Replacing each BJT with its hybrid- π model, show that

$$\frac{v_o}{v_i} \approx g_{m1}[r_{o1} \parallel \beta_{v_i}(r_{o2} \parallel R_i)]$$

(c) Find the values of v_o/v_i and R_{in} .

D **11.43 Consider the compound-transistor class AB output stage shown in Fig. 11.33 in which Q_2 and Q_4 are matched transistors with $V_{BE} = 0.7$ V at 10 mA and $\beta = 100$, Q_4 and Q_5 have $V_{RE} = 0.7$ V at 1-mA currents and $\beta = 100$, and Q_5 has $V_{EB} = 0.7$ V at a 1-mA current and $\beta = 10$. Design the circuit for a quiescent current of 2 mA in Q_3 and Q_4 , I_{BIAS} that is 100 times the standby base current in Q_4 , and a current in Q_5 that is nine times that in the associated resistors. Find the values of the input voltage required to produce outputs of ± 10 V for a 1-k Ω load. Use V_{CC} of 15 V.




Figure P11.42

11.44 Repeat Exercise 11.16 for a design variation in which transistor Q_k is increased in size by a factor of 10, all other conditions remaining the same.

11.45 Repeat Exercise 11.16 for a design in which the limiting output current and normal peak current are 50 mA and 33.3 mA, respectively.

D 11.46 The circuit shown in Fig. P11.46 operates in a manner analogous to that in Fig. 11.35 to limit the output current from Q_s in the event of a short circuit or other mishap. It has the advantage that the current-sensing resistor R does not appear directly at the output. Find the value of R that causes Q_s to turn on and absorb all of $I_{\text{BIAS}} = 2 \text{ mA}$, when the current being sourced reaches 150 mA. For Q_s




Figure P11.46

 $I_c = 10^{-14}$ A. If the normal peak output current is 100 mA, find the voltage drop across R and the collector current in Q_c

D 11.47 Consider the thermal shutdown circuit shown in Fig. 11.35. At 25°C, Z_1 is a 6.8-V zener diode with a TC of 2 mV/°C, and Q_1 and Q_2 are BJTs that display V_{RE} of 0.7 V at a current of 100 μ A and have a TC of -2 mV/°C. Design the circuit so that at 125°C, a current of 100 μ A flows in each of Q_1 and Q_2 . What is the current in Q_2 at 25°C?

Section 11.9: IC Power Amplifiers

D 11.48 In the power-amplifier circuit of Fig. 11 36 two resistors are important in controlling the overall voltage gain. Which are they? Which controls the gain alone? Which affects both the dc output level and the gain? A new design is being considered in which the output dc level is approximately $\frac{1}{3}V_S$ (rather than approximately $\frac{1}{3}V_S$) with a gain of 50 (as before). What changes are needed?

11.49 Consider the front end of the circuit in Fig. 11.36 For $V_n = 20$ V, calculate approximate values for the bias currents in Q_n through Q_n . Assume $\beta_{n,n} = 100$, $\beta_{pnp} = 20$, and $V_{RE}[=0.7 \text{ V}]$. Also find the dc voltage at the output.

11.50 It is required to use the LM380 power amplifier to drive an 8-Ω loudspeaker while limiting the maximum possible device dissipation to 1.5 W. Use the graph of Fig. 11 38 to determine the maximum possible power-supply voltage that can be used (Use only the given graphs; do not interpolate.) If the maximum allowed THD is to be 3%, what is the maximum possible load power? To deliver this power to the load what peak-to-peak output sinusoidal voltage is required?

D *11.51 Consider the power-op-amp output stage shown in Fig. 11.39. Using a ± 15 -V supply, provide a design that provides an output of ± 11 V or more, with currents up to ± 20 mA provided primarily by Q_1 and Q_4 with a 10% contribution by Q_5 and Q_6 and peak output currents of 1 A at full output (+11 V). As the basis of an initial design asc Q_6 and Q_6 and Q_6 are initial design asc Q_6 and Q_6 and Q_6 and Q_6 are initial design asc Q_6 and Q_6 and Q_6 and Q_6 are initial design asc Q_6 and Q_6 and Q_6 and Q_6 are initial design asc Q_6 and Q_6 are initial design asc Q_6 and Q_6 are initial design as Q_6 and Q_6 and Q_6 are initial design as Q_6 and Q_6 are initial design as Q_6 .

11.52 For the entent of Eq. P. 1.52 assuming a transistors to have large ρ , show that $v_0 = v_D R$, (This voltage to-current converter is an application of a versatile circuit building block known as the current conveyor; see Sedfa and Roberts (1990)]. For $\beta = 100$, by what approximate percentage s_D actually lower han this idea, value

D 11 53 for the biologe amplifier of f(z) = 1.40 for R = R = 10 kΩ find R and R to obtain an overall can of = 0.

D 11.54. An alternative oridge ampliture configuration with their imput resistance is shown in Fig. P11.54. (Note the similary of this circuit to the front end of the instrumentation)




Figure P11.52




Figure P11.54

amplifier circuit shown in Fig. 2.20b). What is the gain v_0/v_f ? For optimips casing ±15 V supplies that limit at ±15 V what is the largest sine wave you can provide across R 2.0 sing 4 kΩ as the small est resistor. Find resistor values that make $r_0 = r_0$ V. V. Make size that the signos at the outputs of the two amplifiers are complementary

Section 11.10: MOS Power Transistors

D 11 55 Consider the design of the class AB importion of Fig. 11.44 and the following conditions: 1 - 2 V and 11 - 200 mA V = 1, -0.7 V β is high I, -1.0 mA V, 100 mA V = 1, -1.7 mV, 2 R = R, the temperature coefficient of 1 - 7 mV. Cand the temperature coefficient of 1 - 7 mV. Can the low current region. Find the values of R/R/R and R_1 Assume O/O and O/O obe thermally coupled O/O used to separest parisitic oscitlation at high frequency is assumed to O/O or so

CHAPTER 12

Operational-Amplifier Circuits

Introduction 975

- 12.1 The Two-Stage CMOS Op Amp 976
- 12.2 The Folded-Cascode CMOS Op Amp 991
- 12.3 The 741 Op-Amp Circuit 1002
- 12.4 DC Analysis of the 741 1006
- 12.5 Small-Signal Analysis of the 741 1013

- 12.6 Gain, Frequency Response, and Rate of the 741 1026
- 12.7 Modern Techniques for the Desi BJT Op Amps 1031

Summary 1050

Problems 1051

IN THIS CHAPTER YOU WILL LEARN

- The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded-cascode circuit
- 2 The complete circuit of an analog IC classic, the 741 op amp. Though 40 years oid, the 741 circuit includes so many interesting and useful design techniques that its study is still a must.
- 3 nteresting and useful applications of negative feedback within op-amp circuits to achieve bias stability and increased CMRR.
- 4 How to break a large analog circuit into its recognizable blocks, to be able to make the analysis amenable to a pencil-and-paper approach, which is the best way to learn design
- 5 Some of the modern techniques employed in the design of low-voltage, single-supply BJT op amps
- 6 Most importantly how the different topics we learned about in the preceding chapters come together in the design of the most important analog IC, the op amp

Introduction

In this chapter, we shall study the internal circuitry of the most important analog IC, namely, the operational amplifier. The terminal characteristics and some circuit applications of opamps were covered in Chapter 2. Here, our objective is to expose the reader to some of the ingenious techniques that have evolved over the years for combining elementary analog circuit building blocks to realize a complete op amp. We shall study both CMOS and bipolar op amps. The CMOS op-amp circuits considered find application primarily in the design of analog and mixed-signal VLSI circuits. Because these op amps are usually designed with a specific application in mind, they can be optimized to meet a subset of the list of desired specifications, such as high de gain, wide bandwidth, or large output-signal swing. For instance, many CMOS op amps are utilized within an IC and do not connect to the outside terminals of the chip. As a result, the loads on their outputs are usually limited to small capacitances of at most lew picolarads. Internal CMOS op amps therefore do not need to have low output resistances, and their design rarely incorporates an output stage. Also, if the op-amp input terminals are not connected to the chip terminals, there will be no danger of static charge damaging the gate oxide of the input MOSEFTs. Hence, internal CMOS opamps do not need input clamping diodes for gate protection and thus do not suffer from the leakage effects of such diodes. In other words, the advantage of near-infinite input resistance of the MOSFET is fully realized

While CMOS op amps are extensively used in the design of VISI systems, the Bil remains the device of choice in the design of general purpose op amps. These are op an p are utilized in a wide variety of applications and are designed to fit a wide range of specitions. As a result, the circuit of a general purpose op amp represents a compronise a many performance parameters. We shall study in detail one such circuit, the '41 type p. Although the '41 has been available for nearly 40 years, its internal circuit remains as reand interesting today as it ever was. Nevertheless, changes in technology have introduced. requirements, such as the need for general purpose op amps that operate from a single p. . supply of onty 2 V to 3 V. These new requirements have given rise to exciting challer acop-amp designers. The result has been a wealth of new ideas and design techniques West. present a sample of these modern design techniques in the last section,

In addition to exposing the reader to some of the ideas that make analog It design as an exciting topic, this chapter should serve to tie together many of the concepts and note: 1 studied thus far.

12.1 The Two-Stage CMOS Op Amp

The first op amp circuit we shall study is the two stage CMOS topology shown in Fig. 2. This simple but elegant circuit has become a classic and is used in a variety of forms actidesign of VLSI systems. We have already studied this circuit in Section 8.6.1 as at examp, of a multistage CMOS amplifier. We urge the reader to review Section 8.6.1 before proceed ing further. Here, our discussion will emphasize the performance characteristics of the circ i and the trade-offs involved in its design.




Figure 12.1 The basic two-stage CMOS op-amp configuration.

977

12.1.1 The Circuit

The circuit consists of two gain stages: The first stage is formed by the different dip at Q = Q to cincil with its contact to the contact of Q = Q. It is tift remaind implicing circuit studied in octal in Section 8.5 provides a collaboration of typically a metange of 20 V V to 60 V/V as well as a problem of the circuit of the single circled form while providing a reasonable common-mode rejection ratio (CMRR).

The differential pair is biased by current source Q_5 , which is one of the two cutput transist its of the cut of the incidence of Q_5 , which is one of the two cutput transist its of the cut of the incidence of the cutoff
to The score state type day provides a coll 80 VV to 80 VV. In addition, it takes part in the process of frequency of a consultation of the frequency of the proposed trace llating when negative december the proposed trace llating when negative variable or from a consultation of the open of the process of the frequency of the process of the process of the process of the frequency of the process of the pro

for less properly designed the CNOS open preneat of Fig. 12.1 circles bit a systematic output de offset we hage. This point was dose, seed a Section 8.6 In where it was lotand that the deoffset can be chiral rated by some the transistors see as to satisfy the following constraint.

$$\frac{(W/L)_6}{(W/L)_4} = 2\frac{(W/L)_5}{(W/L)_5}$$
 (12.1)

Finally, we observe that the CMOS op-amp circuit of Fig. 12.1 does not have an output stage. This is because this usually required to drive only small order propagative analysis.

12.1.2 Input Common Mode Range and Output Swing

Refer to Fig. 12.1 and cors to the atus on when the two apil term mals are field ogether and connected to a voltage V the Lowest volume of V bas to be sufficiently large to keep V and V in salidation. Thus the lowest value of V should not be lower than the voltage in the fram of O(V) V and V and V and V and V and V are V and V and V are V and V and V are V are V and V and V are V and V are V and V and V are V and V are V are V and V are V are V are V are V and V are V are V and V are V are V and V are V are V are V and V are V are V are V and V

$$1 \rightarrow 1 \rightarrow 1 \rightarrow 1 \rightarrow 1 \qquad (12.2)$$

The harbest value of V is soon diensure that O remains in saturation, that is, the voltage is tose $Q \cap V$ is already not correspondence of V. I quivelently the voltage at the drain of V should not go by their that $V_{ij} \cap V$. Thus the appeal V into V_{ij} is

or equivalently

The expressions in Eqs. (12.2) and (12.3) can be combined to express the input $\cos \sigma$ mode range as

$$-V_{SS} + V_{OV3} + V_{In} - |V_{Ip}| \le V_{ICM} \le V_{DD} - |V_{ICM}| - |V_{OV3}|$$
(124)

As expected, the overdrive voltages, which are important design parameters subtract the desupply voltages, thereby reducing the input common mode range. It follows that a 1 trange point of view it is desirable to select the values of 1 transaction as lower possible we observe from Eq. (12.4) that the lower limit of 1 transactions is approximately within an overhootage of 1. The upper limit, however, is not as good, it is lower than 1 to by two drive voltages and a threshold voltage.

The extent of the signal swing allowed at the output of the oplamp is limited at the lower, by the need to keep Q, saturated and at the upper end by the need to keep Q saturated, m_0

$$-V_{SS} + V_{OV6} \le v_O \le V_{DD} - |V_{OV7}| \tag{12.5}$$

Thus the output voltage can swing to within an overdrive voltage of each of the support. This is a reasonably wide output swing and can be maximized by selecting values for I of Q_6 and Q_7 as low as possible.

An important requirement of an op-amp circuit is that it be possible for its output lem; to be connected back to its negative input terminal so that a unity gain amplifier is obtain. For such a connection to be possible, there must be a substantial overlap between the allowable range of the input is usually the case in the CMOS amplific circuit under study.

EXERCISE

12.1 For a particular design of the two-stage CMOS op amp of Fig. (2.1 ±1.65 V supplies are at ited and all transistors except for Q, and Q are operated with overdrive voltages of 0.3 V magnitude Q, and Q use overdrive voltages of 0.5-V magnitude. The fabrication process employed provides t = 1, 0.5 V. Find the input common-mode range and the range allowed for Ans. −1.35 V to 0.55 V; −1.15 V to +1.15 V.


12.1.3 Voltage Gain

To determine the voltage gain and the frequency response, consider a simplified equivalence in model for the small-signal operation of the CMOS amplifier (Fig. 12.2), where consider the two stages is modeled as a transconductance amplifier. As expected, the input test tance is practically infinite.

$$R_m = \infty$$

The first stage transconductance G_{ij} is equal to the transconductance of each of Q_i and Q_j (see Section 8.5),

$$G_{m1} = g_{m1} = g_{m2} ag{12.6}$$



Since Q_1 and Q_2 are operated at equal bias currents (1/2) and $|c_{11}| |c_{21}| |c_{11}| |c_{22}|$. $V_{O(1)} = V_{O(2)}$

$$\frac{1}{1}$$
 $\frac{1}{1}$ $\frac{1}{1}$ $\frac{1}{1}$

Resistance R_1 represents the output resistance of the first stage, thus

$$R_{3} = r_{12} \parallel r_{04} \tag{128}$$

A KITE

at d

$$\frac{1}{I} = \frac{1}{2}$$
 (2.40)

the legion of the first stage is the

$$\frac{2}{1}$$
 $\frac{1}{1}$ $\frac{1}{1}$ (12.15)

Observe that the manufactor of I is a constant as transistors Q and Q is a constant value of the matter value of the same horses channel length to obtain a set Larly voltages. A

Returning to the equivalent cream in 117-12.2 and leaving the discussion of the variets model capacitances until Section (2), 8, we note that the second stage ran conductance (c) is about by

$$C = \frac{2I}{I}$$

Resistance R represents the output resistance of the second stage, thus

$$R_2 = r_{o6} \| r_{o7}$$
 (12.

where

$$r_{ob} = \frac{V_o}{I_{Db}} \tag{12.16}$$

and

0

$$, \quad -\frac{1}{I_{D7}} = \frac{1}{I_{D6}} \tag{12.17}$$

The voltage gain of the second stage can now be found as

$$A_2 = -G_{m2}R_2 ag{12.181}$$

$$- -g_{m6}(r_{o6} || r_{o7})$$
 (12 |9)

$$= -\frac{2}{V_{one}} / \left[\frac{1}{V_{46}} + \frac{1}{1} \right]$$

Here again we observe that to increase the magnitude of A = Q has to be operated at a coverdrive voltage, and the channel lengths of Q, and Q should be made longer

The overall dc voltage gain can be found as the product A_1A_2 .

$$A_n = A_1 A_2$$

$$= G_{m1}R_1G_{m2}R_2 (12.21)$$

$$= g_{m1}(r_{o2} || r_{o4}) g_{m6}(r_{o6} || r_{o7})$$
 (12.22)

Note that 4 is of the order of (g/r). Thus the value of f will be in the range of 500 V/V of 5000 V/V.

Finally, we note that the output resistance of the op amp is equal to the output resistance of the second stage,

$$R_o = r_{o6} \| r_{o7} \tag{12.23}$$

Hence R can be large (i.e., in the tens of kilohins range). Nevertheless, as we learned from the study of negative feedback in Chapter 10, application of negative feedback that samps the op amp output voltage results in reducing the output resistance by a factor equal to the amount of feedback $(1 + 4\beta)$. Also, as mentioned before, CMOS op amps are rarely required to drive heavy resistive loads.

- 12.2 The CMOS op amp of Fig. 12—is fabricated in a process for which $V'_{Ab} = |V'_{Ap}| = 20 \text{ V/µm}$. Find t = t and t it addices count from lon, t = 0. Variable t = 0.5 Valso find the optamp output resistance obtained when the second stage is biased at 0.5 mA. Ans. -100 V/V: -40 V/V: 4000 V/V: $20 \text{ k}\Omega$
- 12.3 If the CMOS optimity in Eq. () is connected as a units gain better show that the closed-loop out put resistance is given by $R_{out} \simeq 1/g_{mb}[g_{m1}(r_{ab}||r_{ab})]$

12.1.4 Common-Mode Rejection Ratio (CMRR)

The EMRR of the two-stage op imp of Fig. 12.1's determined by the first stage. This was analyzed in Section 8.5.4 and the result is given in Eq. (8.147), namely,

CMRR =
$$[g_{m1}(r_{o2} || r_{o4})][2g_{m3}R_{SS}]$$
 (12.24)

where R is the output resistance of the bias intent source Q. Observe that CMRR is of the order of $(e, r_0)^*$ and thus can be reasonably high. Uso since e_0 is proportional to $I = I_D$, $I = I_D$, the MISR is increased if long channels are used, especially for Q, and the transistors are operated at low overdrive voltages.

12.1.5 Frequency Response

Refer to the equivalent circuit in Fig. 12.2, capacitimes to is the fold capacitanes between the output node of the first stage and ground, thus

$$(-C_{db2} + C_{gd4} + C_{db4} + C_{gd6}$$
 (12.25)

Capacitance Corapresents the total capacitance between the cutput node of the optamp and about and includes whatever load capacitance Cothat the amphilier is required to drive thus

$$C_2 = C_{dh6} + C_{db7} + C_{\chi d7} + C_L {12.26}$$

Usually, C is larger than the transistor capacitances, with the result that C becomes much larger than C. I malfy note that C, should be shown in parallel with C but has been ignored because C_C is usually much larger.

The equivalent circuit of Fig. 12.2 was analyzed in detail in Section 9.8.2, where it was found that it has two poles and a positive real axis zero with the fellowing approximate frequencies.

$$f_{P1} \simeq \frac{1}{2 \pi R_1 G_{m2} R_2 C_C} \tag{12.27}$$

$$f_{P2} \simeq \frac{G_{m2}}{2\pi C_2} \tag{12 26}$$

$$f_2 \simeq \frac{G_{m2}}{2\pi C_C} \tag{12.29}$$

Here, f is the dominant pole formed by the interaction of Miller-multiplied ((1+G,R)G = G,RG and R. To achieve the goal of a uniform 20 dB decade rolloff down to 0 dB, the unity-gain frequency f_0

$$f_i = |A_v| f_{P1} (12.30)$$

$$=\frac{G_{m1}}{2\pi C_C}\tag{12.31}$$

must be lower than t_i , and t_j , thus the design must satisfy the following two conditions

$$\frac{G_{m1}}{C_C} < \frac{G_{m2}}{C_2} \tag{1232}$$

and

$$G_{m1} < G_{m2} \tag{12.33}$$

Simplified Equivalent Circuit. The uniform 20-dB decade gain rolloff obtained at the quencies t > t suggests that at these frequencies, the op amp can be represented by the sin plified equivalent circuit shown in Fig. 12.3. Observe that this attractive simplification is based on the assumption that the gain of the second stage, t, is large, and hence a virtual ground appears at the input terminal of the second stage. The second stage then effective, acts as an integrator that is fed with the output current signal of the first stage, t, I Although derived for the CMOS amplifier, this simplified equivalent circuit is general and applies to a variety of two-stage op amps, including the first two stages of the 741-type bipout op amp studied later in this chapter.

Phase Margin—The frequency compensation scheme utilized in the two-stage (MOS amplifier is of the pole-splitting type, studied in Section 10.13.3. It provides a dominant low frequency pole with frequency 7—and shifts the second pole beyond 7. Figure 12.4 shows a




Figure 12.3 An approximate high-frequency equivalent circuit of the two-stage op amp. This circuit applies if frequencies $f \ge f_{Pi}$.




Figure 12.4 Typical frequency response of the two-stage op amp

representative Bode plot for the gain magnitude and phase. Note that at the array-gain frequency t, the phase lag exceeds the 90 caused by the dominant pole at t. This so-called excess phase shift is due to the second pole,

$$\phi_{r2} = -\tan^{-1}\left(\frac{f_i}{f_{p2}}\right) \tag{12.34}$$

and the right-half-plane zero. (12-55)

$$\phi = \tan \left(\frac{t}{t_c}\right) \tag{12.36}$$

Thus the phase lag at $f = f_i$ will be

$$\phi_{\text{out}} = 90 + \tan^{-1}(f, f_0) + \tan^{-1}(f, f_0)$$
 (12.37)

and thus the phase margin will be

Phase margin 180
$$\phi_{r,s}$$

90 $\tan^{-1}(f, f_r)$ $\tan^{-1}(f, f_r)$ (12.38)

From our study of the stability of feedback amplifiers in Section 10-12-2, we know that the magnitude of the phase margin significantly affects the closed loop gain. Therefore, obtaining a desired minimum value of phase margin is usually a design requirement.




Figure 12.5. Small signal equivalent error of this open point z=2.4 with a resistance t resident with $C_{\rm c}$.

The problem of the additional phase lag provided by the right half plane zero harather simple and elegant solution. By including a resistance R in series with C, as shear Fig. 12.5, the transmission zero can be moved to other less harmful locations. To find R new location of the transmission zero, set C = 0. Then, the current through C and R is $V_{12}/(R+1/sC_C)$, and a node equation at the output yields

Thus the zero is now at

$$S = 1/C_C \left(\frac{1}{G_{m2}} - R\right) \tag{12.39}$$

We observe that by selecting R=1/(r), we can place the zero at infinite frequency λ even better choice would be to select R greater than $1/(r_{\rm ext})$, thus placing the zero at a reactive real-axis location where the phase it introduces aa.b. to the phase margin

12.4 A particular implementation of the CMOS amplifier of Figs. 12.1 and 12.2 provides $G_{m2} = 2 \text{ mA/V}$, $r_{o2} = r_{o3} = 100 \text{ k}\Omega_1$, $r_{o6} = r_{o7} = 40 \text{ k}\Omega_2$, and $C_2 = 1 \text{ pF}$.

(a) Find the value of C that results in 7 100 MHz. What is the 3 dB frequency of the open loop gain?

(b) Find the value of the resistance R that when placed in series with C -causes the transmission zero to be located at infinite frequency.

(c) Find the frequency of the second pole and hence find the excess phase lag at t=t, introduced by the second pole, and the resulting phase margin assuming that the situation in (b) pertains **Ans.** 1.6 pF; 50 kHz; 500 Ω ; 318 MHz; 17.4°; 72.6°

12.1.6 Slew Rate

The slew rate limitation of op amps is discussed in Chapter 2. Here, we shall illustrate the sign of the slewing phenomenon in the context of the two stage CMOS amplifier under study




Figure 12.6 A unity-gain follower with a large step input. Since the output voltage car not clisated in me divide a control of the control of

Consider the unity-gain follower of Fig. 12.6 with a step of, say, 1 V applied at the input Because of the amplifier dynamics, its output will not change in zero time. This, immediately after the input is applied, the entire value of the step will appear as a differential signal between the two input terriphass. In all I schhood, such a large signal will exceed the voltage required to turn off one side of the input cifferential pair $i \in \mathcal{H}$ ser earlier illustration, Fig. 8.6) and switch the entire bias current I to the other side. Reference to Fig. 12.1 shows that for our example, Q_2 will turn off, and Q_4 will conduct the entire current I. Thus Q_4 will sink a current I that will be pulled from C_{C_2} as shown in Fig. 12.7. Here as we did in Fig. 12.5 we are modeling be second slage as an idea integrator. We see that the output voltage will be a ramp with a slope of I/C_C :


$$(t) = \frac{t}{C_{\epsilon}}$$

Thus the slew rate SR is a see by

$$SR = \frac{I}{C} \tag{12.40}$$

It should be pointed out however that this is a rather simplified model of the slewing process.

Relationship Between SR and f_t . A simple relationship exists between the unity-gain bandwicth f and the slew rate SR. This relationship can be found by combining Eqs. (12.31)



and (12.40) and noting that $G_{m1} = g_{m1} = I/V_{OU1}$, to obtain

$$SR = 2\pi f_t V_{OV} \tag{124}$$

or equivalently.

0

$$SR = V_{O1} \omega_{t}$$
 (12.42)

Thus for a given m the slew rate is determined by the overdrive voltage accept list stage transistors are operated. A number siew rate is obtained by operating n and 0 at a larger k. Now for a given be scarrent k a larger k is a brained if Q and Q channel devices. Thus is an important reason for using k channel rather than k k, devices in the first stage of the CMOS opthing. Another reason is that it allows the stage to employ an k-channel device. Now since k channel devices have meater that k ductances than corresponding k-channel devices Q is will be high resulting in a reflection of pole frequency and a correspondingly higher M. However, the price paid to a improvements is a lower G_m and hence a lower dogain.

12.5 I and SR for the CMOS optimp of Eq. (2.1) for the case t=0.0 MH+ and t=0.2 y of $C_{\rm C}=1.6$ pF, what must the bias current I be?

Ans. 126 V/µs; 200 µA

12.1.7 Power-Supply Rejection Ratio (PSRR)

CMOS op amps are usually ittized in what are known as **mixed-signal circuits** it caps that combine analog and digital circuits. In such circuits, the switching activity it include portion askally results in increased ripple on the power supplies. A portion of the supplie can make as way to the op amp output and thus corrupt the output signal. The take is approach for reducing supply ripple by connecting large capacitances between the supplicits and ground is not viable in IC design as sachic ipacitances would consume nest dochip area. Instead, the analog IC design of has to pay attention to another op amp spechotion that so has we have ignored namely, the power supply rejection ratio (PSRR).

The PSRR is defined as the ratio of the amphibit differential gain to the gain expert of by a change in the power's apply voltage () and () For circuits intrazing two powersupplies, we define

$$PSRR^* = \frac{A_d}{t}$$
 (12.42)

and

$$PSRR^{+} = \frac{A_d}{A} \tag{12.43}$$

where

1 740

clissions of to fair this zerbic effect of the perconsulpty ripple we require the opamp to have a large PSRR.

A lecaned analyse of the PSRR of the two stage CNOS op amp is beyond the scope of this book (see the et al., 2006). Nevertheless we make the following trief remarks. It can be shown that the circuit is remarkably insensitive to variations in V_{DD} , and this PSRR is very high. This is not the case, however for the ring tive supply appoints, which is coupled to the output primarily through the second single transistors O_i , and O_i . It particular the portrop of that appears at the apparational particular is determined by the voltage divider formed by the output resistances of O_i and O_i .

$$v_a = v_{is} \frac{r_{o2}}{r_{ob} + r_{o2}}$$
 (15.4(5)

Thus.

$$A = \frac{v_o}{v_{rs}} = \frac{r_{o^*}}{r_{ro} + r_{o^*}} \tag{12.47}$$

Now utilizing A_{ij} from Eq. (12.22) gives

PSRR =
$$\frac{A_d}{A_0} = g_{an}(r_{o2} || r_{o4}) g_{m6} r_{o5}$$
 (12.48)

Thus, PSRR as of the form |v| = |v| d therefore is max mixed by selecting long channels I (to increase $|V|_0$), and operating at low $|V_{OV}|$.

12.1.8 Design Trade-offs

The performence parameters of the two stable (MOS amporfor are primarily determined by two design parameters:

- 1. The length L used for the channel of each MOSFET.
- 2. The overdrive voltage 1 , it which each transistor is operated

Throughout this section, we have found that a larger L and correspondingly larger L, necesses the amplifier $g_{\rm eff}$. (MRR and PSRR We also found that operating at a 1-wer $V_{\rm off}$ increases these three parameters as well as increasing the input common mode range and the allowable range of output swing. Also, although we have not analized the offset voltage of the op-amp here, we know from our study of the subject in Section 8.4.1 that a number of the components of the input offset voltage that arises from random device mismatches are proportional to L, at which the MOSTETS of the ciput differential pair are operated. Thus the offset is multimized by operating at a lower L,

There is however in important MOSEL per ormance parameter that equites the selector of a larger [1], anamely the transition frequency to, which determines the high frequency performance of the MOSEL I

$$r = \frac{g}{2\pi i} \frac{g}{(-+)(-1)}$$

For an n-channel MOSFET, we can show that (see Appendix 7.A)

$$t_T = \frac{1.5 \, d^{-1}}{2 \pi L^2} \tag{12.50}$$

A similar relationship applies for the PMOS transistor, with μ and μ , replacing μ and μ , respectively. Thus to increase μ and improve the high frequency response of μ 0 amp, we need to use a larger overdrive value and, not surprisingly shorter chartes μ 1 larger μ 2, also results in a higher op amp slew rate μ 3 (Eq. 12.41). Finally note that is selection of a larger μ 4. results, for the same bias current in a smaller if μ 3, which is bined with a short μ 4 leads to smaller devices and hence lower values of MOSELL μ 4, tances and higher frequencies of operation.

In conclusion, the selection of T presents the designer with a trade-off her are improving the low-frequency performance parameters on the one hand and the might quency performance on the other. For modern submicron technologies, which require control from power supplies of T to T 5 V, overdrive voltages between T 1 V and T 3 V at typically utilized. For these process technologies, and og designers typically use charge lengths that are at least T 5 to 2 times the specified value of T , and even longer charge are used for current-source bias transistors.

Example III

We conclude our study of the two-stage CMOS op amp with a design example. Let it be required to design the circuit to obtain a dc gain of 4000 V. Assume that the available fabrication technology is of the 0.5-µm type for which k = 1, -0.5 V/k' + 200 µ/k = 1/80 µ/k = 1/65 V/k' = 20 V/km and $k = 1/65 \text{ V}/k' = 1/65 \text{$

Solution

Using the voltage-gain expression in Eq. (12.22),

$$A_{v} = g_{m1}(r_{o2} || r_{o4}) g_{m6}(r_{o6} || r_{o7})$$

$$= \frac{2(I/2)}{V_{OV}} \times \frac{1}{2} \times \frac{V_{4}}{(I/2)} \times \frac{2I_{D6}}{V_{OV}} \times \frac{1}{2} \times \frac{V_{4}}{I_{D6}}$$

$$= \frac{V_{4}}{I_{OV}} \Big|^{2}$$

To obtain $A_v = 4000$, given $V_A = 20 \text{ V}$,

$$4000 = \frac{400}{t_{ot}}$$

To obtain the required (W/L) ratios of Q_1 and Q_2 ,

$$I = -\frac{1}{2}k_c' \cdot \frac{\Pi}{I} - 1$$

$$100 = \frac{1}{2} \times 80 \left(\frac{W}{L} \right)_{1} \times 0.316^{2}$$

Thus,

$$\frac{\mu}{I} = \frac{25 \, \mu m}{1 \, \mu m}$$

and

$$\left(\frac{W}{L}\right)_2 = \frac{25 \,\mu\text{m}}{1 \,\mu\text{m}}$$

For Quand Quive write

$$-\cos -\frac{1}{2} + 200 \frac{\text{ff}}{I} + 0.316$$

to obtain

For Q.

$$200 = \frac{1}{2} + 80 \frac{H}{I} \rightarrow 0.316$$

Thus,

$$\frac{d}{L} = \frac{50 \, \mu \text{m}}{1 \, \mu \text{m}}$$

Since Q is required to conduct S0t μA its |U|/r ratio should be 2.5 times that of Q_{st}

$$\frac{\mu}{I} = 2 \times \frac{\mu}{I} = \frac{125 \ \mu \text{m}}{1 \ \mu \text{m}}$$

For Q we write

$$500 = \frac{1}{2} * 200 + \frac{B}{L_{\odot}} * 0.316^{\circ}$$

Thus,

$$\frac{H}{I}$$
, $\frac{50 \, \mu \text{m}}{1 \, \mu \text{m}}$

Example 12.1 continued

Finally, let's select $I_{REF} = 20 \mu A$, thus

$$\left(\frac{W}{L}\right)_{\rm B} = 0.1 \left(\frac{W}{L}\right)_{\rm S} = \frac{5 \,\mu\rm m}{1 \,\mu\rm m}$$

The input common-mode range can be found using the expression in Eq. (12.4) as

$$-1.33 \text{ V} \le V_{ICM} \le 0.52 \text{ V}$$

The maximum signal swing allowable at the output is found using the expression in Eq. (12.5) as

$$-1.33 \text{ V} \le v_O \le 1.33 \text{ V}$$

The input resistance is practically infinite, and the output resistance is

$$R_o = r_{o6} \parallel r_{o7} = \frac{1}{2} \times \frac{20}{0.5} = 20 \text{ k}\Omega$$

The CMRR is determined using Eq. (12.24),

CMRR =
$$g_{m1}(r_{o2} || r_{o4})(2g_{m3}R_{SS})$$

where $R_{SS} = r_{o5} = V_A/I$. Thus,

CMRR =
$$\frac{2(I, 2)}{V_{OV}} \times \frac{1}{2} \times \frac{I_A}{(I/2)} \times 2 \times \frac{2(I, 2)}{V_{OV}} \times \frac{I_A}{I}$$

= $2(\frac{V_A}{V_{OV}})^2 = 2(\frac{20}{0.316})^2 = 8000$

Expressed in decibels, we have

$$CMRR = 20 \log 8000 = 78 dB$$

The PSRR is determined using Eq. (12.48):

PSRR =
$$g_{m1}(r_{o2} || r_{o4})g_{m6}r_{o6}$$

= $\frac{2(I/2)}{V_{OV}} \times \frac{1}{2} \times \frac{V_A}{(I/2)} \times \frac{2I_{D6}}{V_{OV}} \times \frac{V_A}{I_{D6}}$
= $2(\frac{V_A}{V_{OV}})^2 = 2(\frac{20}{0.316})^2 = 8000$

or, expressed in decibels,

$$PSRR = 20 \log 8000 = 78 dB$$

To determine f_{p_2} we use Eq. (12.28) and substitute for G_{m2} ,

$$G_{m2} = g_{mh} = \frac{2I_{fin}}{I_{Gi}} = \frac{2 \cdot 0.5}{0.316} = 3.2 \text{ mAV}$$

Thus.

$$f_{P2} = \frac{3.2 \times 10^{-3}}{2\pi \times 0.8 \times 10^{-12}} = 637 \text{ MHz}$$

To move the transmission zero to $s = \infty$, we select the value of R as

$$R = \frac{1}{G_{m2}} = \frac{1}{3.2 \times 10^{-3}} = 316 \ \Omega$$

For a phase margin of 75°, the phase shift due to the second pole at f = f must be 15 that is,

$$\tan^{-1}\frac{f_t}{f_{P2}} = 15^{\circ}$$

Thus.

$$f_i = 637 \times \tan 15^\circ - 171 \text{ MHz}$$

The value of C_c can be found using Eq. (12.31),

$$C_C = \frac{G_{m1}}{2\pi f_i}$$

where

$$G_{m1} = g_{m1} = \frac{2 \times 100 \ \mu\text{A}}{0.316 \ \text{V}} = 0.63 \ \text{m.s.} \ \text{V}$$

Thus,

$$c = \frac{0.63 \times 10^{-3}}{2\pi \times 171 \times 10^6} = 0.6 \text{ pf}$$

The value of SR can now be found using Eq. (12.41) as

$$SR = 2\pi \times 171 \times 10^6 \times 0.316$$

= 340 V/µs

12.2 The Folded-Cascode CMOS Op Amp

In this section we study another type of CMOS op amp circuit, the folded cascode. The circuit is based on the folded cascode amplifier studied in Section 7.3.6. There, it was mentioned that although composed of a CS transistor and a CG transistor of opposite polarity, the folded cascode configuration is generally considered to be a single-stage amplifier. Similarly, the op amp circuit that is based on the cascode configuration is considered to be a single stage op amp. Nevertheless, it can be designed to provide performance parameters that equal and in some respects exceed those of the two-stage topology studied in the preceding section. Indeed, the folded cascode op amp topology is currently as popular as the two-stage structure. Furthermore, the folded cascode configuration can be used in conjunction with the two-stage structure to provide performance levels higher than those available from either circuit alone.

12.2.1 The Circuit

Figure 12.8 shows the structure of the CMOS folded-cascode op amp. Here Q and Q form the input differential pair, and Q and Q_i are the cascode transistors. Recall that for




Figure 12.8 Structure of the folded-cascode CMOS op amp.

differential input signals, each of Q and Q acts as a common source amplifier. Aso is that the gate terminals of Q and Q are connected to a constant do voltage Q and here are at signal ground. Thus, for differential input signals, each of the transistor pairs Q and Q-Q acts as a folded cascode amplifier, such as the one in Fig. 7.16. Note that input differential pair is biased by a constant current source I. Thus each of Q and Q is input differential pair is biased by a constant current source I. Thus each of Q and Q is current of each of Q and Q is Q. Selecting Q is current of each of Q and Q is Q. Selecting Q is at the same bias current of Q and Q is the same bias current of Q and Q is the same bias current of Q. For reasons that will be explained shortly, however Q and Q is usually made somewhat greater than Q.

As we learned in Chapter 7, if the full advantage of the high output resistance actic a through cascoding is to be realized, the output resistance of the current source load has be equally high. This is the reason for using the cascode current mirror Q to Q, in the croof Fig. 12.8. (This current mirror circuit was studied in Section 7.5.1.) Limilly noted capacitance (denotes the total capacitance at the output node. It includes the internal tois sistor capacitances an actual load capacitance (if any), and possibly an additional capacites deliberately introduced for the purpose of frequency compensation. In many cases, however the load capacitance will be sufficiently large, obviating the need to provide additional capacitance to achieve the desired frequency compensation. This topic will be discussed shortly. For the time being, we note that unlike the two stage circuit, that requires to introduction of a separate compensation capacitor (), here the load capacitance cantiplices to frequency compensation.

A more complete circuit for the CMOS tolded cascode op amp is shown in Fig. 2.1. Here we show the two transistors Q and Q, which provide the constant bias circuit and transistor Q_{10} , which provides the constant current I utilized for brasing the different pair. Observe that the details for generating the bras voltages $I_{11} = I_{110}^{-1}$, and I_{100}^{-1} are not




Figure 12.9 A more complete circuit for the folded-cascode CMOS amplifier of Fig. 12.8

shown. Nevertheless, we are interested in new the values of these voltages are to be selected I ward that end, we'es muste the hip it contains an ode range and the allowable output swing

12.2.2 Input Common-Mode Range and Output Swing

To find the input common-mode range, let the two input terminals be tied together and connected to a voltage V_{ICM} . The maximum value of V_{ICM} is limited by the requirement that Q and Q_2 operate in saturation at all times. Thus $V_{R,M_{max}}$ should be at most $V_{r,N}$ its above the voltage at the drains of Q_1 and Q_2 . The latter voltage is determined by V_{BIAS} and must allow for a volt age drop across Q_9 and Q_{10} at least equal to their overdrive voltage, $|V_{OP9}| = 1$ that Q_0 and Q_{10} are indeed operated at the edge of saturation, $V_{10} = will be$

which can be larger than Toy a significant improvement over the case of the two stage circuit. The value of V_{ij} — should be selected to yield the required value of I while operating Q, and Q, at a small value of $A = (e \pm 0.2)$ or so. The manimum value of $A = (e \pm 0.2)$ or so. obtained as

$$I = \{1, \dots, 1, \dots, 1\} + I = \{1, \dots, 1\}$$
 (12.52)

The presence of the threshold voltage V in this expression indicates that V is not sufficiently low. Later in this section we shall describe an ingenious technique for solving this problem. For the time being note that the value of $U_{\rm ext}$ should be selected to provide the required value of I while operating Q_{\perp} at a low overdrive voltage. Combining Lqs. ((2)) and (12.52) provides

$$-V_{SS} + V_{OV11} + V_{OV1} + V_{In} \le V_{ICM} \le V_{DD} - |V_{OV9}| + V_{In}$$
(12.53)

The upper end of the allowable range of - is determined by the need to mainta η_{Q_0} on saturation. Note that Q will operate in saturation as long as an overdrive voltage, η_{Q_0} appears across it. It follows that to maximize the allowable positive swing of - and η_{Q_0} we should select the value of η_{Q_0} so that Q operates at the edge of saturation, that is

$$V_{\rm BIAS1} = V_{DD} - |V_{O110}| - V_{SG4} \tag{12.54}$$

The upper limit of v_o will then be

$$v_{Omax} = V_{DD} - |V_{OV10}| - |V_{OV3}|$$
 (12.55)

which is two overdrive voltages below I. The situation is not as good however according to the rend. Since the voltage at the gate of Q, is I + I + I or equivalently I + I + I + I, the lowest possible I is obtained when Q reaches the edge of saturation namely, when I decreases below the voltage at the gate of Q, by I, that is,

$$v_{Omin} = -V_{SS} + V_{OV7} + V_{OV5} + V_{in}$$
 (12.56)

Note that this value is two overdrive voltages *plies* a threshold voltage above I have drawback of utilizing the cascode mirror. The problem can be alleviated by using a modification for circuit, as we shall shortly see.

EXERCISE

12.6 For a particular design of the folded cascode op amp of Fig. 12.9 ±1.65-V supplies are atilized and all transistors are operated at overdrive voltages of 0.3-V magnitude. The fabrication process employed provides | I = I = 0.5 V. Find the input common-mode range and the range at lowed for v₀.

Ans. -0.55 V to +1.85 V; -0.55 V to +1.05 V.

12.2.3 Voltage Gain

The folded-cascode op amp is simply a transconductance amplifier with an infinite mptresistance, a transconductance G_1 and an output resistance R_2 G_3 is equal to Q_4 of each the two transistors of the differential pair,

$$G_m = g_{m1} = g_{m2} ag{12.5}$$

Thus,

$$G_m = \frac{2(1/2)}{V_{OV}} = \frac{I}{V_{OV}} \tag{12.58}$$

The output resistance R_o is the parallel equivalent of the output resistance of the cascode amplifier and the output resistance of the cascode mirror thus

$$R_o = R_{o4} \| R_{o6} \tag{12.59}$$

Reference to Fig. 12.9 shows that the resistance R_{24} is the output resistance of the CG transistor Q_4 . The latter has a resistance $(r_{o2} || r_{o10})$ in its source lead, thus

$$R_{o4} \simeq (g_{m4}r_{o4})(r_{o2} || r_{o10}) \tag{12.60}$$

The resistance R_{-} is the output resistance of the cascode mirror and is thus given by Eq. (7.25), thus

$$R_{ob} = g_{mb}r_{ob}r_{ob}r_{ob} \tag{12.61}$$

Combining Eqs. (12.59) to (12.61) gives

$$R_o = [g_{m4}r_{o4}(r_{o2} || r_{o10})] || (g_{m6}r_{o6}r_{o8})$$
 (12.62)

The dc open-loop gain can now be found using G_m and R_o , as

$$I = G_1 R \tag{12.63}$$

Thus,

$$A_v = g_{m1} \{ [g_{m4}r_{o4}(r_{o2} || r_{o10})] || (g_{m6}r_{o6}r_{o8}) \}$$
 (12.64)

Figure 12.10 shows the equivalent circuit model including the load capacitance (), which we shall take into account shortly.

Because the folded cascode op amp is a transconductance amplifier, it has been given the name operational transconductance amplifier (OTA) Its very high output resistance. which is of the order of g_n r (see Eq. 12.62) is what makes it possible to realize a relatively high voltage gain in a single amplifier stage. However, such a high output resistance may be a cause of concern to the reader, after all in Chapter 2, we stated that an ideal op amp has a zero output resistance. To alleviate this concern somewhat, let us find the closed loop out put resistance of a unity gain follower formed by connecting the output terminal of the circuit of Fig. 12.9 back to the negative input terminal. Since this feedback is of the voltage sampling type, it reduces the output resistance by the factor $(1+4\beta)$, where 4=4 and $\beta = 1$, that is,

$$R = \frac{R}{1+4} = \frac{R}{4} \tag{12.65}$$




Figure 12.10 Small-signal equivalent cit cust of the folded cascode CMOS amplifier Note that this circuit is it effect an operational transconductance amplifier (OTA)

Substituting for A, from Eq. (12.63) gives

$$R = \frac{1}{G_m} \tag{12.66}$$

which is a general result that applies to any OTA to which 100% voltage feedby, applied. For our particular circuit, $G_m = g_{m1}$, thus

$$R_{of} = 1/g_{m1}$$
 (12.67)

Since g_{ij} is of the order of 1 mA V_i , R_i will be of the order of 1 k Ω . Although this very small, it is reasonable in view of the simplicity of the op-amp circuit as well as that this type of op-amp is not usually intended to drive low valued resistive loads

12.7 The CMOS optamp of Figs. 12.8 and 12.9 is fabricated in a process for which $V_{\rm p} = V_{\rm p} = V_{$

Ans. 13,333 V/V; 13.3 M Ω

12.2.4 Frequency Response

From Section 9.6, we know that one of the advantages of the cascode configurator s is excellent high-frequency response. It has poles at the input, at the connection between CS and CG transistors (i.e., at the source terminals of Q and Q_i), and at the output ferminals of manifest two poles are at very high frequencies, especially when the resistance the signal generator that feeds the differential pair is small. Since the primary purpose CMOS op amps is to feed capacitive loads, C_i is usually large, and the pole at the output becomes dominant. Even if C_i is not large, we can increase it deliberately to give the optor a dominant pole. From Fig. 12.10 we can write

$$\frac{V_o}{V_{id}} = \frac{G_m R_o}{1 + s C_i R_o} \tag{1268}$$

Thus, the dominant pole has a frequency f_{ρ} ,

$$f_P = \frac{1}{2\pi C_I R_a} \tag{1269}$$

and the unity-gain frequency f, will be

$$f_{t} = G_{m}R_{\alpha}f_{p} = \frac{G_{m}}{2\pi C_{t}}$$
 (12.70)

From a design point of view, the value of C. should be such that at I.—I the excess place resulting from the nondominant poles is small enough to permit the required phase mater be achieved. If C. is not large enough to achieve this purpose, it can be augmented.

It is important to note the different effects of increasing the load capacitance on the operation of the two op-amp circuits we have studied. In the two-stage circuit, if C_L is increased, the frequency of the second pole decreases, the excess phase shift at $f = f_t$ increases, and the phase margin is reduced. Here, on the other hand, when C_L is increased, f_t decreases, but the phase margin increases. In other words, a heavier capacitive load decreases the bandwidth of the folded cascode amplifier but does not ampair its response (which happens when the phase margin decreases). Of course if an increase in () is anticipated in the two stage op-amp case, the designer can increase () thus decreasing f_t and restoring the phase margin to its required value.

12.2.5 Slew Rate

As discussed in Section 12.1.6 is ewady occurs when a large differential input signal is applied. Refer to Fig. 12.8 and consider the case if a large signal I is applied so that Q cuts off and Q conducts the entire bias current I. We see that Q will now carry a current I and Q, will conduct a current I. The current mirror will see an input current of I through Q and Q and thus its output current in the drain of Q will be I. If follows that if the output node the current that will flow into I which is the slew rate I and I. Thus the output is will be a runip with a slope of I. Consider the slew rate

$$SR = \frac{I}{C_t} \tag{12.71}$$

Note that the reason for selecting $I \to I$ is to avoid furning off the current mirror completely if the current mirror turns off the output distrition increases. Typically I is set 10% to 20% larger than I. Finally, Eqs. 12.70 $\times 12.7$, and 112.58) can be combined to obtain the following relationship between SR and f_I .

$$SR = 2\pi f_{\rm c} V_{OV1}$$
 (12.72)

which is identical to the corresponding relationship in the case of the two stage design Note, however, that this relationship applies only when $I_B > I$.

Diample III.

Consider a design of the folded cascode op amp of Fig. 12.9 for which $I=200~\mu A/I_a=250~\mu A$, and $I=\mu$ for all transistors is 0.25 V. Assume that the labrication process provides $R_i'=100~\mu A/V$, $R_i'=40~\mu A/V$, and $R_i'=40~\pi A/V$. Let all transistors have $R_i'=40~\mu A/V$, and assume that $R_i'=5~\mu F/V$ for all transistors. Find the allowable range of $R_i'=40~\mu A/V$, and of the output voltage swing. Determine the values of $R_i'=40~\mu A/V$, and $R_i'=40~\mu A/V$, and $R_i'=40~\mu A/V$, and of the operation of the operation.

Solution

From the given values of I and I_k we can determine the drain current I for each transistor. The transconductance of each device is found using

$$g_n = \frac{2I}{V_n} - \frac{2I}{0.25}$$

Example 12.2 continued

and the output resistance r_o from

$$r = \frac{V_0}{I_0} = \frac{20}{I_0}$$

The W/L ratio for each transistor is determined from

$$\left(\frac{W}{L}\right)_i = \frac{2I_{Di}}{k'V_{OV}^2}$$

The results are as follows:

		Q_z	Q,	Q,							
	Q,				Q,	$Q_{\scriptscriptstyle 6}$	Q,	Q _s	Q,	Qto	Q,
$I_{p}(\mu A)$	100	100	150	150	150	150	150	150	250	250	200
g _m (mA/V)	0.8	0.8	1.2	1.2	1.2	1.2	1.2	1.2	2.0	2.0	1.6
$r_{c}(k\Omega)$	200	200	133	133	133	133	133	133	80	80	,0)
B7L	32	32	120	120	48	48	48	48	200	200	64

Note that for all transistors,

$$g_m r_o = 160 \text{ V/V}$$

$$V_{GS} = 1.0 \text{ V}$$

Using the expression in Eq. (12.53), the input common mode range is found to be

$$-1.25 \text{ V} \le V_{ICM} \le 3 \text{ V}$$

The output voltage swing is found using Eqs. (12.55) and (12.56) to be

$$-1.25 \text{ V} \le v_O \le 2 \text{ V}$$

To obtain the voltage gain, we first determine R_{o4} using Eq. (12.60) as

$$R_{o4} = 160(200 \parallel 80) = 9.14 \text{ M}\Omega$$

and R_{ob} using Eq. (12.61) as

$$R_{ab} = 21.28 \text{ M}\Omega$$

The output resistance R_a can then be found as

$$R_o = R_{o4} || R_{o6} = 6.4 \text{ M}\Omega$$

and the voltage gain

$$A_x = G_m R_o = 0.8 \times 10^{-3} \times 6.4 \times 10^6$$

5120 V/V

The unity-gain bandwidth is found using Eq. (12.70),

$$t_t = \frac{0.8 \times 10^{-3}}{2 \pi \times 5 \times 10^{-1}} = 25.5 \text{ MHz}$$

Thus, the dominant-pole frequency must be

$$f_P = \frac{f_0}{4} - \frac{25.5 \text{ MHz}}{5120} = 5 \text{ kHz}$$

The slew rate can be determined using Eq. (12.71),

$$SR = \frac{I}{C_L} = \frac{200 \times 10^{-6}}{5 \times 10^{-12}} = 40 \text{ V/}\mu\text{s}$$

Finally to determine the power dissipation we note that the total current is $500 \, \mu A = 0.5 \, mA$, and the total supply voltage is $5 \, \text{V}$, thus

$$P_D = 5 \times 0.5 = 2.5 \text{ mW}$$

12.2.6 Increasing the Input Common-Mode Range: Rail-to-Rail Input Operation

In Section 12.2.2 we found that while the upper limit on the input common mode range exceeds the supply voltage I_{-} , the magnitude of 16 wer limit is significantly lower than I_{-} . The opposite situation occurs if the input differential amplifier is made up of PMOS transistors. It follows that an NMOS and a PMOS differential pair placed in parallel would provide an input stage with a common mode range that exceeds the power supply voltage in both directions. This is known as rail to-rail input—peration. Figure 12.11 shows such an arrangement. To keep the diagram simple, we have not shown the parallel connection of the two differential pairs. The two positive-input terminals are to be connected together and the two negative input terminals are to be field together. Transistors Q and Q are the cascode transistors for the Q. Q pair, and transistors Q and Q, are the cascode devices for the Q. Q pair. The output voltage I is shown taken differentially between the drains of the cascode devices. To obtain a single-ended output, a differential to single ended conversion circuit should be connected in cascade.

Figure 12.11 indicates by arrows the direction of the current increments that result from the application of a positive differential input signal I. Each of the current increments indicated is equal to $(r_1(I-2))$ where $(r-g)=g_1-g_2-g_3$. Thus the total current feeding each of the two output nodes will be (r/I-N) Now if the output resistance between each of the two nodes and ground is denoted R_0 , the output voltage will be

$$V_o = 2G_m R_o V_{id} ag{12.73}$$

Thus the voltage gain will be

$$A_{v} = 2G_{m}R_{o} \tag{12.74}$$

This, however, assumes that both differential pairs will be operating simultaneously. This in turn occurs only over a limited range of I_{-} . Over the remainder of the input common mode range, only one of the two differential pairs will be operational, and the gain drops to half of the value in Eq. (12.74). This rail-to rail, folded-cascode structure is utilized in a commercially available op amp.\(^1\)

¹The Texas Instruments OPA357.




Figure 12.11. A folded case ide up amp that employs two parallel complementary input stages lead rail to rail input common mode uper string. Note that the two operationals are connected together and he two "-" terminals are connected together.

- 12.8 For the circuit in Fig. 12.11, assume that all transistors, including those that implement the current sources, are operating at equal overdrive voltages of 0.3 V magnitude and have T = 0.7 V and that $V_{DD} = V_{SS} = 2.5 \text{ V}$.
 - (a) Find the range over which the NMOS input stage operates.
 - (b) Find the range over which the PMOS input stage operates.
 - (c) Find the range over which both operate (the overlap range).
 - (d) Find the input common-mode range

(Note that to operate properly, each of the current sources requires a minimum voltage of 1 across its terminals.)

Ans. -1.2 V to +2.9 V; -2.9 V to +1.2 V, -1.2 V to +1.2 V; -2.9 V to +2.9 V

12.2.7 Increasing the Output Voltage Range: The Wide-Swing Current Mirror

In Section 12.2.2 it was found that while the output voltage of the circuit of Fig. 12.9 at swing to within 2.1% of 1. , the cascode current nurror limits the negative swing to $[2]1_{iii} + 1$] above [1]. In other words, the cascode mirror reduces the voltage swing he 1 volts. This point is further illustrated in Fig. 12.12(a), which shows a cascode mirror with [1]. Of for simplicity (and indicates the voltages that result at the various modes. Observe







Figure 12.12 (a) C scode content to will the state of and side ited Note that the minimum will act a west after the first of the first the first the numeroduce enolite minimum capital, it, it, it, it, it, it, it, it all it in the ror Herr all require abus voltage Vibas

that because the voltage at the gate of ϕ is 21+21 — the minimum voltage permitted at the output (while Q) remains saturated (s) (+2) hence the extra (-Atso) observe that Q is operating with a drain to source vo tage 1 + 1 which is 1 volts greater than it needs to operate in saturation

The observations above lead us to the conclusion that to permit the output voltage at the drain of Q to swing as low as 21 — we must lower the voltage at the gate of Q from 21 + 21 to 1 + 21. This is exactly what is done in the modified mirror circuit in Fig. 12.12(b) The gate of Q is now connected to a bias voltage l = l + 2l. Thus the output voltage can go down to 2) with () stall in saturation. Also, the voltage at the drain of Q is now V_{ij} and thus Q is operating at the edge of saturation. The same is true of Q and thus the current tracking between Q and Q will be assured. Note however, that we can no longer connect the gate of Q to its drain. Rather it is connected to the drain of Q. This establishes a voltage of V + V at the drain of Q, which is sufficient to operate Q, in saturation (as long as 1) is greater than 1 , which is usually the case). This circuit is known as the wide-swing current mirror. Finally, note that I ie. 12 12(b) does not show the circuit for generating In. There are a number of possible circuits to accomplish this task one of which is explored in Exercise 12.9.

Show that if transistor Q in the circuit of Fig. E12.9 has a # L ratio equal to one quarter that of the transistors in the wide-swing current mirror of Fig. 12 12(b), and provided the same value of I = sutilized in both circuits, then the voltage generated (1/(8)I+2I), which is the value of $I_{\rm so}$ needed for the gates of Q_i and $Q_{i'}$



12.3 The 741 Op-Amp Circuit

Our study of BJT op amps is in two parts. The first part (Sections 12.3–12.6) is focused in it. 741 op amp circuit, which is shown in Fig. 12.13, the second part (Section 12.7) presents so it to the more recent design techniques. Note that in keeping with the IC design philosophy the circuit in Fig. 12.13 uses a large number of transistors, but relatively few resistors in only one capacitor. This philosophy is dictated by the economics (silicon area, ease of table cation, quality of realizable components) of the tabrication of active and passive components in IC form (see Section 7.1 and Appendix A).

As is the case with most general-purpose IC op amps, the 741 requires two power supples $\pm V$ and $\pm V_L$. Normally, $V_L = V_L$, $\pm 15 \text{ V}$, but the circuit also operates satisfactions with the power supplies reduced to much lower values (such as $\pm 5 \text{ V}$). It is important observe that no circuit node is connected to ground, the common terminal of the two supplies

With a relatively large circuit such as that shown in Fig. 12.13, the first step in the analysis is the identification of its recognizable parts and their functions. This can be done as follows.

12.3.1 Bias Circuit

The reference bias current of the 741 circuit, $I_{\rm eff}$, is generated in the branch at the extreme left of Fig. 12.13, consisting of the two diode-connected transistors Q_1 and Q_2 and increasistance R. Using a Widlar current source formed by Q_1 , Q_2 , and R_4 , bias current for the first stage is generated in the collector of Q_2 . Another current mirror formed by Q_3 and Q_4 takes part in biasing the first stage.

The reference bias current $I_{\rm str}$ is used to provide two proportional currents in he collectors of $Q_{\rm st}$. This double-collector lateral pnp transistor can be thought of as two transistors whose base-emitter junctions are connected in parallel. Thus $Q_{\rm str}$ and $Q_{\rm str}$ is two output current mirror. One output, the collector of $Q_{\rm tsp}$, provides bias current and acts as a current-source load for $Q_{\rm cs}$, and the other output, the collector of $Q_{\rm cs}$ provides bias current for the output stage of the op amp.




Figure 12.13. Like Ho brands with Q is Q is and R, centrate a reference bias current I., in the analytic input states which is composed at Q is Q is an Q is active to all The class to ampure to a first some devices Q is Q is and Q is an
Two more transistors, Q_{18} and Q_{19} , take part in the dc bias process. The purpose of q and Q_{19} is to establish two l drops between the bases of the output transistors Q_{19} and Q_{19}

12.3 2 Short-Circuit Protection Circuitry

The T41 circuit includes a number of transistors that are normally off and conduct of the event of on attempt to draw a large cuarent from the op amp output terminal. If cropens for example, if the output terminal is short circuited to one of the two supplies is short circuit protection network consists of R/R/Q/Q/R/R, and Q/R for the first ring we shall assume that these transistors are off. Operation of the short circuit protection network will be explained in Section 12.5.3.

12.3.3 The Input Stage

The 741 circuit consists of three stages, an input differential stage, an intermed iterate ended high gain stage, and an output buffering stage. The input stage consists of transiste Q through Q, with brasing performed by Q, Q, and Q. Transisters Q and Q act is a ter followers, causing the input resist ince to be high and delivering the differential nput nal to the differential common base amplifier formed by Q, and Q. Thus the input stage the differential version of the common collector common base configuration discusses Section 7.6.3.

Transistors Q/Q and Q and resistors R/R and R form the bad circuit of the rightage. This is an elaborate current mirror load circuit, which we will analyze in detail in Sc. 12.5.1. The circuit is based on the base current conspensated mirror studied in Section 75 not includes two eighter degeneration resistors R and R and a large resistor R in the emitter of It will be shown that this load circuit not only provides a high resistance load but also considered the signal from differential to single-ended form with no loss in gain or common moderate tion. The output of the input stage is taken single-endedly at the collector of Q.

As mentioned in Section 8.6.2, every optamp circuit includes a term solution whose take tion is to shift the delevel of the signal so that the signal at the optamp output can swipositive and negative. In the 741 revel shifting is done in the first stage using the lateral transistors Q and Q. A though lateral proportional system which is known to have good to frequency response does not seriously uniquit the optamp trequency response.

The ase of the lateral pnp transistors Q and Q in the first stage results in an added a lateral protection of the input stage transistors Q and Q against emitter base junction from down. Since the emitter base junction of an npn transistor breaks down at about "V of reserbase (see Section 6.9.1), regular npn differential stages suffer such a breakdown it six in supply voltage is accidentally connected between the input terminals. Lateral pnp transisors however, have fingh emitter base breakdown voltages (about 50.V), and because they are connected in series with Q and Q, they provide protection of the 741 input transistors Q and Q.

Finally note that except for using input buffer transistors, the 741 input stage is essentially a current mirror loaded differential amplifier. It is quite similar to the input stage the CMOS amplifier in Fig. 12.1.

12.3.4 The Second Stage

The second or intermediate stage is composed of Q, Q, Q, and the two resistors R_i and P. Transistor Q_{ij} acts as an emitter follower thus giving the second stage a high R_i and R_j

resistance. This minimizes the loading on the input stage and avoids loss of gast. Also adding Q_{10} with its 50-k Ω emitter resistance (which is similar to Q and R) increases the symmetry of the first stage and thus improves its CMRR. Transis of Q and R) increases the mon-emitter amplifier with a 100 Ω resistor in the emitter. Its load is composed of the harmonic resistance of the paper at the source Q to pare lied with the input resistance of the output stage (seen looking into the base of Q_{23}). Using a transistor chiral source as a load resistance (active load) enables one to obtain high gain without resorting to the use of large load resistances, which would occupy a large chip area and require all P power supply voltages

The output of the second stage is taken at the collector of Q_{12} . Capacitor c_1 is connected in the feedback path of the account stage to post the requency connects at on using the Miller compensation technique studied in Section 10.13. It will be shown in Section 12.8 that the relatively small capacitor C_1 gives the 741 a dominant pole at about 4 Hz. Further us respote spiriting charges other poles to be should to much miller the query less arrows the opening a an orm (2) of a decade of mill hold with a miller plan bendy detail about 1. MHz. It should be pointed out that ethough (1) and all an value the chip meanths it occurred is about 13 times that of a standard npn transistor!

12.3.5 The Output Stage

The purpose of the output is age of habte. He is no provide the draphtier with a low output resistance. In addition, the output stage should be able to supply relatively large load currents without dissipating are in his large encunt of power in the IC. He 741 uses are cleent class AB output stage, which we shall study in detail in Section 12.5.

The output stage of the 4 consists of the constraint as part O and O where O is a substrate pnp (see Appendix A). Transister O and O refed by corrent source O and bias the output transisters O and O Transis of O (which is another substrate pnn) acts as an emitter follower, thus minimizing the loading effect of the output stage on the second stage.

12.3.6 Device Parameters

In the following sections we shall carry out a detailed analysis of the 741 circuit. For the standard me and empirically to the following particles will be used

$$mn = I = 10^{-4} \text{ V } \beta = 200^{-4}, = 125^{-8}$$

 $mn = I = 10^{-4} \text{ V } \beta = 50^{-4}, = 50^{-8}$


In the 4 circuit the nonstandard devices are $\mathcal{O}(\mathcal{O})$, and \mathcal{Q} . Transistor $\mathcal{Q}(w)$ is assumed to be equivalent to two transistors $\mathcal{Q}(w)$ and $\mathcal{Q}(w)$ with parallel base emitter pine tions at diffusing the following saturation currents

Transistors Q_i and Q_i will be assemed to each have an area three times that if a standard device. Output transisters usually have relatively large areas to be able to supply 1 sections of energiand dissipate relatively large arrounds of power with only a moderate increase in device temperature.

- 12.10 For the standard npn transistor whose parameters are given in Section 12.3.6 find approximate values for the following parameters at $I_C=1$ mA: V_{BE} , g_m , r_e , r_m and r_o .

 Ans. 633 mV; 40 mA/V; 25 Ω ; 5 k Ω ; 125 k Ω
- 12.11 For the circuit in Fig. F12.11, neglect base currents and use the exponential *i* relationship to show that

$$I = I \frac{I}{\sqrt{I}} \frac{I}{I_{\infty}}$$



12.4 DC Analysis of the 741

In this section, we shall carry out a dc analysis of the 741 circuit to determine the bias point of each device. For the dc analysis of an optamp circuit, the input ferminals of grounded. Theoretically speaking, this should result in zero dc voltage at the output. However, because the optamp has very large gain, any slight approximation in the analysis we show that the output voltage is far from being zero and is close to either +1 or -1 in actual practice, an optamp left open loop will have an output voltage saturated coscione of the two supplies. To overcome this problem in the dc analysis, it will be assame that the optamp is connected in a negative feedback loop that stabilizes the output dc will age to zero volts.

12.4.1 Reference Bias Current

The reference bias current I_{ij} is generated in the branch composed of the two diodeconnected transistors Q and Q and resistor R. With reference to Fig. 12.13, we can write

$$I_{RFF} = \frac{V_{CC} - V_{EB12} - V_{BE11} - (-V_{EE})}{R_s}$$

For $V_{CC} = V_{EE} = 15$ V and $V_{BE11} = V_{EB12} \approx 0.7$ V, we have $I_{REF} = 0.73$ mA.

12.4.2 Input-Stage Bias

Transistor Q is biased by I_{k} ,, and the voltage developed across it is used to bias Q , which has a series emitter resistance R_{\perp} . This part of the circuit is redrawn in Fig. 12.14 and can be recognized as the Widlar current source studied in Section 7.5.5. From the circuit, and assuming β_{10} to be large, we have

$$I_{BE11} - V_{BE10} = I_{C10}R_4$$

Thus

$$\ln \ln \frac{I_{n+}}{I} = I_{C10} R_4 \tag{12.75}$$

where it has been assumed that I = I. Substituting the known values for I_{RE} and R_{I} , this equation can be solved by trial and error to determine I. For our case, the result is $I=-19\,\mu\mathrm{A}$




Figure 12.14 The Widlar current source that brases the input stage.

EXERCISE

D12.12 Design the Widlar current source of Fig. 12.14 to generate a current I_{\perp} = 10 μ A given that I_{RE} = 1 mA. If at a collector current of 1 mA, $V_{BE} = 0.7 \text{ V}$, find V_{BE11} and V_{BE10} . **Ans.** $R_4 = 11.5 \text{ k}\Omega$; $V_{BE11} = 0.7 \text{ V}$; $V_{BE10} = 0.585 \text{ V}$




Figure 12.15 The dc analysis of the 741 input stage

Having determined $I_{\rm c}$, we proceed to determine the decurrent in each of the input sactors. Part of the input stage is redrawn in Fig. 12.15. From symmetry, we see that

$$I_{C1} = I_{C2}$$

Denote this current by I. We see that if the $npn \beta$ is high, then

$$I_{E3} = I_{E4} \simeq I$$

and the base currents of Q and Q are equal, with a value of I ($\beta + 1$) I β where β denotes β of the pnp devices.

The current mirror formed by Q_i and Q_i is fed by an input current of M_i Using the real in Eq. (7.69), we can express the output current of the nurror as

$$I_{C0} = \frac{2I}{1+2\beta_i}$$

We can now write a node equation for node \ in Fig. 12.15 and thus determine the value of I. If $\beta_P \gg 1$, then this node equation gives

$$2I \simeq I_{c10}$$

For the 741, $I_{\rm co} \approx 19 \,\mu A$, thus $I = 9.5 \,\mu A$. We have thus determined that

$$I_{C1} = I_{C2} \approx I_{C3} = I_{C4} = 9.5 \,\mu\text{A}$$

At this point, we should note that transistors Q, through $Q_{ij}Q_{ij}$, and Q_{ij} form a negative feedback loop, which works to stabilize the value of I at approximately $I_{ij}=2$. To approximate this fact, assume that for some reason the current I in Q, and Q increases. This was



Figure 12.16 The de analysis of the 741 input stage, continued

cause the current pulled from Q, to increase one the output current of the Q, Q, mirror will correspondingly increase. However, since E is nains constant, node V to reces the combined base currents of Q and Q, to decrease. This in turn will cause the emitter currents of Q and Q, and hence the collector currents of Q and Q, to decrease. This is opposite in direction to the change originally assumed. Hence the feedback is negative, and it stabilizes the value of E.

Figure 12.16 shows the remainder of the 741 input stage. This part of the circuit is fed by $I = I_A = I$. Transistors to and Q are centical and have equal resistances R and R at their emitters; thus,

$$I_{C5} = I_{C6} \tag{12.76}$$

Now if the base currents of Quand Quean be neglected, then

$$f = I - I \tag{12.77}$$

anc

$$I_{+} = I_{+} = I_{-} = I_{-$$

Thus both the symmetry of Q and Q and the node equations at their collectors force their currents to be equal and to equal r. As will be shown shortly, not only are the base currents of Q, and Q inegagible. Lut their values are also reasonably close, which is an added help. The bias current of Q can be determined from

$$I_{c} = I_{c} = \frac{2I}{\beta_{N}} + \frac{V_{c} + IR}{R_{c}}$$
 (12.79)

where β denotes β of the npn transistors. To determine I, we use the transistor exponential relationship and write

 $V_{BE6} = V_T \ln \frac{I}{I_S}$

Substituting $I=10^{-6}$ A and I=9.5 μ A results in I==517 mV. Then substituting Eq. (12.79) yields I=40.8 μ A. Note that the base current of Q at approximately 0.08 is indeed negligible in comparison to the value of I as has been assumed.

12.4.3 Input Bias and Offset Currents

The input bias current of an op amp is defined (Chapters 2 and 8) as

$$I_B = \frac{I_{B1} + I_{B2}}{2}$$

For the 741 we obtain

$$I_B = \frac{I}{\beta_N}$$

Using $\beta = 200$ yields $I_s = 47.5$ n.V. Note that this value is reasonably small and is typical general purpose op amps that use BHs in the input stage. Much lower input bias carrets the picoamp or femtoamp range, can be obtained using a FFT input stage. Also, there is techniques for reducing the input bias current of bipolar input op amps.

Because of possible mismatches in the β values of Q and Q, the input base currents a not be equal. Given the value of the β mismatch, one can use Eq. (\$131) to calculator, input offset current, defined as

$$I_{OS} = [I_{B1} - I_{B2}]$$

12.4.4 Input Offset Voltage

From Chapter 8 we know that the input offset voltage is determined primarily by manaches between the two sides of the input stage. In the 741 op amp, the input offset voltage is duck mismatches between Q and Q, between Q and Q, between Q and Q, and between R an R. Evaluation of the components of V corresponding to the various mismatches follows homethod outlined in Section 8.4. Basically, we find the current that results at the output of the first stage due to the particular mismatch being considered. Then we find the different input voltage that must be applied to reduce the output current to zero.

12.4.5 Input Common-Mode Range

The input common-mode range is the range of input common mode voltages over with the input stage remains in the linear active mode. Refer to Fig. 12.13. We see that in the 7_4 circuit the input common mode range is determined at the upper end by saturation of Q_1 and Q_2 , and at the lower end by saturation of Q_3 and Q_4 .

EXERCISE

Neglect the voltage drops across R and R and assume that I = I = 15 V. Show that the input common mode range of the 741 is approximately -1.29 V to $\pm 14.7 \text{ V}$. (Assume that $I_{\infty} = 0.6 \text{ V}$ and that to avoid saturation $I_{\infty} = 0.3 \text{ V}$ for an npn transistor, and $I_{\infty} = 0.3 \text{ V}$ for a pnp transistor.)

12.4.6 Second-Stage Bias

If we reglect the base current of Q—then we see to that Q=2.13 that the collector current of Q=8 approximately equal to the current supplied by current source Q=6 because Q=6 has a scale current 0.75 times that of Q_{12} , its collector current will be $I_{C138}\simeq 0.75I_{-1}$ where we have assumed that $\beta_P \gg 1$. Thus $I_{C138}=550~\mu\text{A}$ and $I_{C17}\simeq 550~\mu\text{A}$. At this current test the base emitter voltage of Q_{12} is

$$1 - \frac{1}{l} \cdot n^{l} = \epsilon 18 \text{ mV}$$

The collector current of Q_{16} can be determined from

$$I_{C16} \simeq I_{E16} = I_{B17} + \frac{I_{E17}R_8 + V_{BE17}}{R_9}$$

This calculation yields $I = \{6.2 \text{ keV} \mid \text{Note that the base current of } Q \text{ at 0.08 teV will indeed be negligible compared to the input state bias <math>I$ is we have associated.

12.4.7 Output-Stage Bias

Figure 12.7 shows the outputs age of the 741 with the short encurt protection circuitry omitted. Cur ent source Q, delivers a circuit of 0.257, a decease c of Q or is 0.28.




Figure 12.17 The 241 output stage without the sport circuit protection devices

times the I of Q to the network composed of Q, Q and R. If we neglect it, currents of Q, and Q then the emitter current of Q, will also be equal to $C^{25}I_{\rm RE}$ (into

$$I_{C23} = I_{E23} = 0.25 I_{REF} = 180 \,\mu\text{A}$$

Thus we see that the base current of Q as only $180/80 = 3.6 \,\mu$ V which is ready compared to I_{C17} , as we have assumed.

If we assume that k=0 is approximately 0.6 V, we can determ the current $t_0 E_{10}$ 15 μ A. The emitter current of Q_{18} is therefore

$$I_{E18} = 180 - 15 = 165 \,\mu\text{A}$$

Also,

$$I_{C18} \simeq I_{E18} = 165 \, \mu A$$

At this value of current we find that V=888 meV, which is quite close to the consistence of the base current of $Q_{10} \times 168$ 200 = $0.8 \, \mu$ V, which can be added to the current to determine the Q_{10} current as

$$I_{C19} \simeq I_{E19} = 15.8 \, \mu A$$

The voltage drop across the base lemitter unction of Q can dow be determined is

$$V_{BE19} = V_T \ln \frac{I_{C19}}{I_s} = 530 \text{ mV}$$

As mentioned in Section 12.3.5, the purpose of the Q - Q -network is to establish two drops between the bases of the output transistors Q, and Q. This voltage drop T, can now calculated as

$$V_{BB} = V_{BF18} + V_{BF19} = 588 + 530 = 1.118 \text{ V}$$

Since V, appears across the series combination of the base, emitter junctions of Q and Q we can write

$$V_{BB} = V_T \ln \frac{I_{C14}}{I_{S14}} + V_T \ln \frac{I_{C20}}{I_{S20}}$$

Using the calculated value of I_{ab} and substituting $I_{ab} = I_{ab} = 3 + 10 = 4$, we determine the collector currents as

$$I_{C14} = I_{C20} = 154 \, \mu A$$

This is the small current at which the class AB output stage is biased

12.4.8 Summary

For future reference. Table 12.1 provides a listing of the values of the collector bias currents of the 741 transistors.

	9.5	Q_{t}	19	Qua	<<	· ·	
	9.5	Q ₉	19	Q.	84		154
1	9.5	Q_{i0}	19	Q	0	1	()
	9.5	Q_{ii}	730	Q_{ii}	16	1.	(
	9.5	Q_{ij}	730	Q	551	1,1	*()
).	9.5	Q_{34}	180	Q	85	ρ,	1

EXERCISE

It in the circuit of Eg. 12.17 the $\phi = \phi$ -network is replaced by two diode-connected transistors, 12.14 find the current in Q_{14} and Q_{20} . (Hint Use the result of Exercise 12.11.) Ans. 540 μA

12.5 Small-Signal Analysis of the 741

12.5.1 The Input Stage

Figure 12.18 shows part of the 741 input stage for the purpose of performing small signal analysis. Note that since the collectors of Q and Q are connected to a constant de voltage, they are shown grounded. Also, the constant current busing of the bases of Q and Q_i is equivalent to having the common base terminal open-circuited.

The differential signal + applied between the input terminals effectively appears across four equal emitter resistances connected in series – those of Q , Q , Q , and Q_i . As a result, emitter signal currents flow as indicated in Fig. 12.18 with

$$i_{\tau} = \frac{v_{i}}{4i} \tag{12.80}$$




Figure 12.18 Small-signal analysis of the 741 input stage

where i_i denotes the emitter resistance of each of Q through Q_i . Thus

$$r_c = \frac{V_T}{T} = \frac{25 \text{ mV}}{9.5 \text{ } \mu\text{A}} = 2.63 \text{ k}\Omega$$

Thus the four transistors Q through Q_s supply the load circuit with a pair of complementary current signals α_e , as indicated in Fig. 12.18.

The input differential resistance of the op amp can be obtained from Fig. 12 18 as

$$R_{id} = 4(\beta_N + 1)r_e ag{128}$$

For $\beta_{N} = 200$, we obtain $R_{id} = 2.1 \text{ M}\Omega$.

Proceeding with the input-stage analysis, we show in Fig. 12.19 the load circuit fee with the complementary pair of current signals found earlier. Neglecting the signal current in the base of Q, we see that the collector signal current of Q is approximately equal to the input current α . Now, since Q and Q_i are identical and their bases are field together, and single equal resistances are connected in their emitters, it follows that their collector signal current must be equal. Thus the signal current in the collector of Q_i , is forced to be equal to α_i in other words, the load circuit functions as a current mirror.

Now consider the output node of the input stage. The output current it is given by

$$i_o = 2\alpha i_e \tag{12.82}$$

The factor of 2 in this equation indicates that conversion from differential to single-ended sperformed without losing half the signal. The trick, of course, is the use of the current minor to invertione of the current signals and then add the result to the other current signal sec Section 8.5).

Equations (12.80) and (12.82) can be combined to obtain the transconductance of me input stage, G_{mi} .

$$G_{m1} \equiv \frac{i_o}{r} = \frac{\alpha}{2r_c} \tag{1283}$$




Figure 12.19 The foad circuit of the input stage fed by the two complementary current signals generated by through Q_4 in Fig. 12.18. Circled numbers indicate the order of the analysis steps

Substituting $r=2.63~\mathrm{k}\Omega$ and $\alpha=1~\mathrm{yields}~G_{\odot}\sim1.5~26~\mathrm{mA}~\mathrm{V}$. The expression for G_{mi} can be written in the alternate form

$$G_{m1} = \frac{1}{2}g_{m1} \tag{12.83'}$$

where g_{m1} is the transconductance of each of Q_1 to Q_4

EXERCISE

For the circuit in $I_{CZ}/I_$

Ans. (a) $3.63 \text{ k}\Omega \times i_e$; (b) $0.08i_e$; (c) $0.0004i_e$; (d) $3.84 \text{ k}\Omega \times i_e$; (e) $3.84 \text{ k}\Omega$

Fo complete our modeling of the *41 input stage, we must find its output resistance R. This is the resistance seen, looking back, into the collector terminal of Q in Fig. 12.19. Thus R is the parallel equivalent of the output resistance of the current source supplying the signal current α_1 and the output resistance of Q. The first component is the resistance looking into the collector of Q_4 in Fig. 12.18. Finding this resistance is considerably simplified if we assume that the common bases of Q and Q_4 are at a x rural ground. This of course happens only when the input signal x is applied in a complementary fashion. Nevertheless, this assumption does not result in a large error

Assuming that the base of Q_i is at virtual ground, the resistance we are after is R_{A_i} indicated in Fig. 12.20(a). This is the output resistance of a common-base transistor that has a resistance $(r_i \circ f_i \circ Q_i)$ in its emitter. To find R_i we may use the following expression (Eq. 7.51):

$$R_o = r_o [1 + g_m(R_e || r_n)]$$
 (12.84)

Substituting $R_1 = r = 2.63 \text{ k}\Omega$ and r = 1, I, where $I_0 = 50 \text{ V}$ and $I = 9.5 \,\mu\text{A}$ (thus $r = 5.26 \,\text{M}\Omega$), and neglecting r_0 since it is $(\beta + 1)$ times larger than R_0 , results in $R_0 = 10.5 \,\text{M}\Omega$.




Figure 12.20 Simplified circuits for finding the two components of the output resistance $R_{\rm et}$ of the first stage.

The second component of the output resistance is that seen looking into the collector. Q_e in Fig. 12.19 with the αr_e generator set to 0. Although the base of Q_e is not at signal $g_{C_0,1}$ we shall assume that the signal voltage at the base is small enough to make this approximation valid. The circuit then takes the form shown in Fig. 12.20(b), and R_{α} can be determentating Eq. (12.84) with $R_{\alpha} = R_2$. Thus $R_{\alpha 0} \simeq 18.2 \text{ M}\Omega_e$.

Finally, we combine R_{si} and R_{si} in parallel to obtain the output resistance of the spectrum, as $R_{ol} = 6.7 \text{ M}\Omega$.

Figure 12.21 shows the equivalent circuit that we have derived for the input stage




Figure 12.21 Small-signal equivalent circuit for the input stage of the 741 op amp

Example 12.3

We wish to find the input offset voltage resulting from a 20% mismatch between the resistances R and R in Fig. 12.13.

Solution

Consider first the situation when both input terminals are grounded, and assume that $R_1 = R$ and $R_2 = R + \Delta R$, where $\Delta R_1 = 0.02$ From Fig. 12.22 we see that while Q_1 , still conducts a current equal to I_2 , the current in Q_3 will be smaller by ΔI_2 . The value of ΔI_3 can be found from

$$V_{BE5} + IR = V_{BE6} + (I - \Delta I)(R + \Delta R)$$

Thus

$$V_{BE5} - V_{BE6} = I\Delta R - \Delta I(R + \Delta R)$$
 (12.85)

The quantity on the left-hand side is in effect the change in V_{k0} due to a change in I_{ij} of ΔI . We may therefore write

$$V_{BES} - V_{BE6} \simeq \Delta I r_e \tag{12.86}$$

Equations (12.85) and (12.86) can be combined to obtain

$$\frac{\Delta I}{I} = \frac{\Delta R}{R + \Delta R + r_o} \tag{12.87}$$

Substituting $R=1~\text{k}\Omega$ and $r_1=2.63~\text{k}\Omega$ shows that a 2% mismatch between R_1 and R_2 gives rise to an output current $\Delta I=5.5\times10^{-3}I$. To reduce this output current to zero we have to apply an input voltage V_{OS} given by

$$I = \frac{M}{G_{\rm c}} = \frac{5.5 \cdot 10^{-7}I}{G_{\rm max}} \tag{12.88}$$

Substituting $I=9.5~\mu A$ and $|G_{m1}|=1/5.26~m A/V$ results in the offset voltage $|V_{ij}|=0.3~m V$

It should be pointed out that the offset voltage calculated is only one component of the input offset voltage of the 741. Other components arise because of mismatches in transistor characteristics. The 741 offset voltage is specified to be typically 2 mV.




Figure 12.22 Input stage with both inputs grounded and a mismatch AR between R and R

Example 12.4

It is required to find the CMRR of the 741 input stage. Assume that the circuit is balanced except for mismatches in the current-mirror load that result in an error ε_n in the mirror's current-transfer ratio, that is, the ratio becomes $(1 - \varepsilon_n)$.

Solution

In Section 8.5.4 we analyzed the common-mode operation of the current-mirror loaded differential amplifier and derived an expression for its CMRR. The situation in the 741 input stage, however, differs substantially because of the feedback loop that regulates the bias current. Since this feedback loop is sensitive to the common-mode signal, as will be seen shortly, the loop operates to reduce the common-mode gain and, correspondingly, to increase the CMRR. Hence, its action is referred to as common-mode feedback.

Figure 12.23 shows the 741 input stage with a common-mode signal . , applied to both input terminals. We have assumed that as a result of _____, a signal current *i* flows as shown. Since the stage is bal anced, both sides carry the same current *i*.

Example 12.4 continued




Figure 12.23 Example 12.4: Analysis of the common-mode gain of the 741 input stage. Note that $R_o = R_{o9} \parallel R_{o10}$, has been "pulled out" and shown separately, leaving behind ideal current sources Q_0 and Q_{10} .

Our objective now is to determine how i relates to i. I lowerd that end, observe that for common-mode inputs, both sides of the differential amplifier, that is, Q = Q and $Q = Q_4$, act as followers, delivering a signal almost equal to i, to the common-base node of Q and Q_4 . Now, this node Y is connected to the collectors of two current sources Q_i , and Q_i . Denoting the total resistance between node Y and ground R_0 , we write

$$R_{o} = R_{o9} \parallel R_{o10} \tag{12.89}$$

In Fig. 12.23 we have "pulled R_{\odot} out," thus leaving behind ideal current sources Q_0 and Q_{\odot} . Since the current in Q_{\odot} is constant, we show Q_{\odot} , in Fig. 12.23 as having a zero incremental current. Transistor Q_0 , on the other hand, provides a current approximately equal to that fed into Q_{\odot} , which is $2r_{\odot}$. This is the feedback current. Since Q_0 senses the sum of the currents in the two sides of the differential amplifier the feedback loop operates only on the common-mode signal and is insensitive to any difference signal.

Proceeding with the analysis, we now can write a node equation at Y.

$$2i + \frac{2i}{\beta_P} = \frac{v_{icm}}{R_o} \tag{12.90}$$

Assuming $\beta_P \gg 1$, this equation simplifies to

$$i = \frac{\epsilon_{icm}}{2R_o} \tag{12.91}$$

Having determined t, we now proceed to complete our analysis by finding the output current t. From the circuit in Fig. 12.23, we see that

$$i_o = \varepsilon_m i \tag{12.92}$$

Thus the common-mode transconductance of the input stage is given by

$$(r_m = \frac{l_n}{r_m} = \frac{\ell_m l}{r_m}$$

Substituting for i from Eq. (12.91) gives

$$G_{mcm} = \frac{\varepsilon_m}{2R_o} \tag{12.93}$$

Finally the CMRR can be found as the ratio of the differential transconductance G_{m_1} found in Eq. (12.83') and the common-mode transconductance G_{m_1} .

$$CMRR = \frac{G_{m1}}{G_{mem}} = 2g_{m1}R_o/\varepsilon_m$$
 (12.94)

where g_{s_0} is the transconductance of Q. Now substituting for R -from Eq. (12.89), we obtain

CMRR =
$$2g_{m1}(R_{o9} || R_{o10})/\varepsilon_m$$
 (12.95)

Before leaving this example, we observe that it the feedback were not present, the 2i term in Eq. (12.90) would be absent and the current i would become $\beta \in (-\pi/2R)$, which is β , times higher than that when feedback is present. In other words, common mode feedback reduces i, hence the common-mode transconductance and the common-mode gain, by a factor β_P .

12.16 Show that if the source of the imbalance in the current-mirror load is that while $R_1 = R$, $R_2 = R + \Delta R$, the error ε_m is given by

Evaluate ε_m for $\Delta R/R = 0.02$ Ans. $\varepsilon_m = 5.5 \times 10^{-3}$

12.17 Refer to Fig. 12.23 and assume that the bases of Q and Q_1 are at approximately constant voltages (signal ground). Find R = R and hence R = Use |V| = 125 |V| for npn and 50 |V| for pnp transistors. Use the bias current values in Table 12.1

Ans. $R_{o9} = 2.63 \text{ M}\Omega$; $R_{o10} = 31.1 \text{ M}\Omega$; $R_o = 2.43 \text{ M}\Omega$

12.18 Use the results of Exercises 12.16 and 12.7 to determine G_{-} , and CMRR of the 741 input stage. What would the CMRR be if the common mode feedback were not present "Assume $\beta_P = 50$.

Ans. $G_{mem} = 1.13 \times 10^{\circ}$ mAA. CMRR = $1.68 \times 1.1^{\circ}$ or 104.5° dB, without common mode feedback, CMRR = 70.5 dB.

12.5.2 The Second Stage

Figure 12.24 shows the 741 second stage prepared for small signal analysis. In this section we shall analyze the second stage to determine the values of the parameters of the equivalent circuit shown in Fig. 12.25.

Input Resistance The input resistance R can be found by inspection to be

$$R_{i2} = (\beta_{16} + 1)\{r_{e16} + |R_9||(\beta_{17} + 1)(r_{e17} + R_8)]\}$$
 (12.96)




Figure 12.24 The 741 second stage prepared for small-signal analysis




Figure 12.25 Small-signal equivalent-circuit model of the second stage.

Substituting the appropriate parameter values yields $R=-4~{\rm M}\Omega$

Transconductance—From the equivalent circuit of Fig. 12.25, we see that the transconductance G_{π} is the ratio of the short-circuit output circuit to the input voltage Saint circuiting the output terminal of the second stage (Fig. 12.24) to ground makes the send current through the output resistance of Q_{π} zero, and the output short circuit current becomes equal to the collector signal current of $Q_{\pi}(t)$). This latter current can be casi-related to v_Q as follows:

$$i_{c17} = \frac{\alpha v_{b17}}{r_{c17} + R_8} \tag{12.97}$$

$$v_{b17} = v_{i2} \frac{(R_9 || R_{i17})}{(R_9 || R_{i17}) + r_{c16}}$$
 (12.98)

$$R_{r17} = (\beta_{17} + 1)(r_{c17} + R_8) \tag{12.99}$$

where we have neglected r , because $r \to R$. These equations can be combined to ${
m obtain}$

$$G_{m^2} \equiv \frac{I_{c17}}{} \tag{12.100}$$

which, for the 741 parameter values, is found to be G = 6.5 mA/V

Output Resistance To determine the output resistance R of the second stage in Fig. 12.24, we ground the input terminal and find the resistance looking back into the output terminal.




Figure 12.26 Definition of R ..

It follows that R_{n2} is given by

$$R_{o2} = (R_{o13B}||R_{o17}) (12.101)$$

where $R_{\rm c}$ is the resistance looking into the collector of $\mathcal{Q}_{\rm c}$ while its base and emitter are connected to ground. It can be easily seen that

$$R = -\frac{1}{100} \frac{1}{100}$$
 (12.102)

For the 741 component values we obtain $R_{ol18} = 90.9 \text{ k}\Omega$

The second component in Eq. 12 (a) (R = 48 the resistance seen looking into the collecfor et Q as indicated in Fig. 12.26. Since the resistance between the base of Q and ground is relatively small one can considerably simplify matters by assuming that the base is grounded. Doing this, we can use Eq. (2.84) to determine R. For our case, the result is $R_{a17} = 787 \text{ k}\Omega$. Combining R_{a138} and R_{a17} in parallel yields $R_{a2} = 81 \text{ k}\Omega$

Thevenin Equivalent Circuit
The second stage equivalent circuit can be converted to the Theyenin form, as shown in Fig. 12.27. Note that the stage open circuit voltage gain is $-G_m,R_{ij}$




Figure 12.27 Thevenin form of the small-signal model of the second stage.

EXERCISES

- Use Eq. (12.96) to show that $R_a \simeq 4 \text{ M}\Omega$. 12.19
- Use Eqs. (12.97) to (12.100) to verify that G_{m2} is 6.5 mA/V. 12.20
- Verify that $R_{a2} = 81 \text{ k}\Omega$. 12.21
- Find the open-circuit voltage gain of the second stage of the 741. 12.22 Ans. -526.5 V/V

12.5.3 The Output Stage

The 741 output stage is shown in Fig. 12.28 without the short circuit protection $\sqrt{r_0}$ in The stage is shown driven by the second stage transistor Q and loaded with a 2 kQ c tance. The circuit is of the AB class (Section 11.4), with the network composed of Q and R, providing the bias of the output transistors Q, and Q. The use of this $\text{not}_{m,n}$ rather than two diode-connected transistors in series enables biasing the output transister a low current (0.15 mA) in spite of the fact that the output devices are three times as large as the standard devices. This result is obtained by arranging that the current in Q is very small and thus its L_{RE} is also small. We analyzed the dc bias in Section 12.4.7

Another feature of the 741 output stage worth noting is that the stage is driven by an enter follower Q. As will be shown, this emitter follower provides added buffering an makes the op-amp gain almost independent of the parameters of the output transistors

Output Voltage Limits The maximum positive output voltage is limited by the saturation of current-source transistor Q_{134} . Thus,

$$v_{Omax} = V_{CC} - |V_{CEsat}| - V_{BE14}$$
 (12.103)

which is about 1 V below 3. The minimum output voltage (i.e., maximum negative arm tude) is limited by the saturation of Q. Neglecting the voltage drop across R_i we obtain




Figure 12 28 The 741 output stage without the short circle! protection circuits




Figure 12.29 Model for the 741 output stage

$$v_{Omin} = -V_{EE} + V_{CEsst} + V_{EB23} + V_{EB20}$$
 (12.104)

which is about 1.5 V above $-V_{zz}$

Small Signal Model. We shall now carry out a small signal analysis of the output stage for the purpose of determining the values of the parameters of the equivalent-circuit model shown in Fig. 12.29. The model is shown fed by which is the open-circuit output voltage of the second stage. From Fig. 12.27, v_{o2} is given by

$$v_{o2} = -G_{m2}R_{o2}v_{i2} \tag{12.105}$$

where G and R were previously fetern med as G = 6.5 mAV and $R = 81 \text{ k}\Omega$. Resis tance R_{ij} is the input resistance of the output stage determined with the amplitier loaded with R.—Although the effect of loading an amplifier stage on its input resistance is negligible in the input and second stages, this is not the case in general in an output stage. Defining Rin this manner enables correct evaluation of the voltage gain of the second stage. It as

$$A_1 - \frac{\omega}{v_{12}} = -G_{m2}R_{o2}\frac{R_{m3}}{R_{m3} + R_{o2}}$$
 (12.106)

To determine R_{-} , assume that one of the two output transistors (say, O_{-} is conducting a current of, say, 5 mA while Q is cutoff. It follows that the input resistance looking into the base of Q_n is approximately $\beta(R)$. Assuming $\beta = 50$ for R = 2 k Ω , the input resis tance of Q , is 100 k Ω . This resistance appears in parallel with the series combination of the output resistance of Q_{\perp} , $Q_{\perp}=280\,\mathrm{k}\Omega_{\parallel}$ and the resistance of the Q_{\perp} , Q_{\parallel} network. The latter resistance is very small cabout 160 Ω see later. Exercise 12.23). Thus the total resistance in the emitter of $Q_{\rm c}$ is approximately $100~{\rm k}\Omega_{\rm c}/280~{\rm k}\Omega_{\rm c}$ or $74~{\rm k}\Omega$ and the input resistance $R_{\rm c}$ is given by

$$R_{\rm in3} \simeq \beta_{23} \times 74 \text{ k}\Omega$$

which for $\beta=50$ is R=3.7 MQ. Since R=81 kQ, we see that R=2R, and the value of R_{\perp} will have little effect on the performance of the op amp. Still we can use the value obtained for R_{\odot} to determine the gain of the second stage using Eq. (12.106) as $4_{1} = -515 \text{ V/V}$ The value of 1 will be needed in Section 126 in connection with the frequency response analysis.

Continuing with the determination of the equivalent circuit-model parameters, we note from Fig. 12.29 that G. Is the open-circuit overall voltage gain of the output stage.

$$G_{va3} = \frac{v_o}{v_o} \bigg|_{k} \tag{12.107}$$




Figure 12.30 Circuit for finding the output resistance R_{out}

With $R \to \infty$, the gain of the emitter follower output transistor Q or Q) will be returned also, with $R \to \infty$ the resistance in the emitter of Q will be very large. This is that the gain of Q will be nearly unity and the input resistance of Q will be very a. We thus conclude that $G_{103} \cong 1$.

Next, we shall find the value of the output resistance of the op amp, R. For this purpose refer to the circuit shown in Fig. 12.30. In accordance with the definition of R in Fig. 12.29, the input source feeding the output stage is grounded, but its resistance (while the output resistance of the second stage, R) is included. We have assumed that the output voltage r is negative, and thus Q is conducting most of the current, transistor Q has therefore been eliminated. The exact value of the output resistance will of course depend on with transistor Q or Q) is conducting and on the value of load current. Nevertheless, we was in find an estimate of R_{aut} .

As indicated in Fig. 12.30, the resistance seen looking into the emitter of Q is

$$R_{\sigma 23} = \frac{R_{\sigma 2}}{B_{23} + 1} + r_{e23} \tag{12.108}$$

Substituting $R=81~\mathrm{k}\Omega$, $\beta=50$, and $r=25.0~\mathrm{18}-139~\Omega$ yields $R=1.73~\mathrm{k}\Omega$. It resistance appears in parallel with the series combination of $r=\epsilon$ and the resistance of $\alpha=Q$, Q, network. Since $r=\epsilon$ alone (0.28 MΩ) is much larger than $R=\epsilon$, the effective ross tance between the base of $Q=\epsilon$ and ground is approximately equal to $R=\mathrm{Now}$ we call the output resistance $R=\epsilon$ as

$$R_{\rm out} = \frac{R_{o23}}{\beta_{\rm out} + 1} + r_{\rm out} \tag{12.109}$$

For $\beta=50$, the first component of $R=18/34/\Omega$. The second component depends of 10^{-18} on the value of output current. For an output current of 5 m/4, $r=38/\Omega$ and $R=18/34/\Omega$ this value we must add the resistance $R=(27/\Omega)$ (see Fig. 12.13), which is included to show current protection. The output resistance of the 741 is specified to be typically $75/\Omega$.

12.23 Lyng a simple of the model for each at the two transisters of and of in Fig. 1.223 find the small signal resistance between find fig. (Not. From Table 221, $I_{CIS} = 165~\mu\mathrm{A}$ and $I_{CIS} = 160~\mu\mathrm{A}$

Ans. 163Ω



Figure E12.23

12.24 Figure F12.24 shows these realth indetermining the opening adjust resistance when a spositive. and Q , is conducting most of the current A such the resistance of the Q A inclwork calculated in Exercise 12.23 and neglecting the large output resistance of Q=4 and R= when Q , is someting an output current of 5 mA

Ans. 14.4 Ω




Figure E12.24

Output Short Circuit Protection If the op amp output terminal is short circuit one of the power supplies, one of the two output transistors could conduct a large and current. Such a large current can result in sufficient heating to cause burnout of the (Chapter 11) To guard against this possibility, the '41 op amp is equipped with a pecircuit for short circuit protection. The function of this circuit is to limit the cuttent is output transistors in the event of a short circuit.

Refer to Fig. 12.13. Resistance R, together with transistor Q. limits the carrows. would flow out of Q in the event of a short circuit. Specifically if the current in the cirter of Q exceeds about 20 mA, the voltage drop across R, exceeds 540 mV, which is a (), on As Q turns on, its collector robs some of the current supplied by Q , thus re. ing the base current of Q . This mechanism thus limits the maximum current that the amp can source ite, supply from the output terminal in the outward direction to in-20 mA.

Limiting of the maximum current that the op amp can sink, and hence the carethrough O , is done by a mechanism similar to the one discussed above. The relevant, to is composed of R, Q, Q, and Q. For the components shown, the current in the near direction is limited also to about 20 mA.

12.6 Gain, Frequency Response, and Slew Rate of the 741

In this section we shall evaluate the overall small signal voltage gain of the 741 opamp A. shall then consider the op amp's frequency response and its slew rate limitation.

12.6.1 Small-Signal Gain

The overall small signal gain can be found from the cascade of the equivalent disa! derived in the preceding sections for the three op amp stages. This cascade is shown? Fig. 12.31, loaded with $R=2 \,\mathrm{k}\Omega$, which is the typical value used in measuring and spect. ing the 741 data. The overall gain can be expressed as

$$\frac{o}{v_i} = \frac{v_{i2}v_{o2}}{v_i} \frac{v_{o2}}{v_{i2}} \frac{v_{o}}{v_{o2}} \tag{12.10}$$

$$= -G_{m1}(R_{o1}||R_{i2})(-G_{m2}R_{o2})G_{vo3}\frac{R_t}{R_t + R_{out}}$$
(12.111)




Figure 12-31 Cascading the sman-signal equivalent circuits of the individual stages for the control the overall voltage gain.

I sing the values found earlier yields for the overal, open-circuit voltage gain,

$$A_0 \equiv - = -476.1 \times (-526.5) \times 0.97 = 243,147 \text{ V/V}$$
 (12.112)
= 107.7 dB

12.6.2 Frequency Response

The 741 is an internally compensated op amp. It employs the Miller compensation technique, studied in Section 10 13.3 to introduce a dominant low-frequency pole. Specifically, a 30-pF capacitor (C) is connected in the negative feedback path of the second stage. An approximate estimate of the frequency of the dominant pole can be obtained as follows

From Miller's theorem (Section 9.4.4), we see that the effective capacitance due to C between the base of Q_{16} and ground is (see Fig. 12.13)

$$C_{\rm m} = C_{\rm C}(1 + |A_2|) \tag{12.113}$$

where 4 is the second stage gain 1 se of the value calculated for 4 in Section 1253, 4 = 2515, results in C 15 480 pf. Since this capacitance is quite large, we shall neglect all other capacitances between the base of Q and signal ground. The total resistance between this node and ground is

$$R_t = R_{o1} || R_{t2}$$

= 6.7 M\Omega || 4 M\Omega = 2.5 M\Omega (12.114)

Thus the dominant pole has a frequency f_p given by

$$f_P = \frac{1}{2\pi C R} = 4.1 \text{ Hz}$$
 (12.115)

It should be noted that this approach is equivalent to using the approximate formula in Eq. (10.116).

As discussed in Section 10.13.3. Miller compensation provides an additional advantageous effect, namely pole splitting. As a result, the other poles of the circuit are moved to very high frequencies. This has been confirmed by computer aided analysis, see Gray et al. (2000)].

Assuming that all nondominant poles are at very high frequencies, the calculated values give rise to the Bode plot shown in Fig. 12.32, where $t_{\rm in} = t_{\rm in}$. The unity gain bandwidth $t_{\rm in}$ can be calculated from

$$f_t = A_0 f_{1dB} ag{12.116}$$

Thus,

$$f_t = 243.147 \times 4.1 \approx 1 \text{ MHz}$$
 (12.117)

Although this Bode plot implies that the phase shift at t is -90 and thus that the phase margin is 90%, in practice a phase margin of about 80% is obtained. The excess phase shift tabout 10) is due to the nondominant poles. This phase margin is sufficient to provide stable operation of closed-loop amplifiers with any value of feedback factor eta. This convenience of




Figure 12.32 Bode plot for the 741 gain, neglecting nondominant poles

oper loop gain and hence in the amount of negative feedback. In other word, at the expense of a grantely proper loop gain and hence in the amount of negative feedback. In other word, at the expense a closed loop amplifier with a gain of 1000, then the 241 is occurrence sate this consupersate this consupersate this consupersate this consupersate the supplication, and one would be much better off designing one slown conjugits discussed of course, the availability of an oplamp that is not afready internally compensated.

12.6.3 A Simplified Model

Figure 12.33 shows a sin plifted model of the %1 op amp in which the high grin second stage with its leadback capacitines () is nodeled by an ideal integrator liaths not ingain of the second stage is assumed to be sufficiently ladge that a virtual ground apoint its input. For this reason the output resistance of the input stage and the input resistance the second stage have been omitted. Furthermore, the output stage is assumed to be it idealized that years follower. Except for the presence of the output stage, this model is idealized that which we used for the two stage CMOS aniphties in Section 1.2.1.4 (Fig. 2.3).

Analysis of the model in Fig. 12.33 gives

$$A(s) = \frac{V_o(s)}{V_o(s)} = \frac{G_{m1}}{sC_C}$$
 (12118)




Figure 12-33. A supplemental for the "+ based on model in the second state is an interno-

Thus.

$$A(j\omega) = \frac{G_{m1}}{j\omega C_C}$$
 12 1191

and the magnitude of gain becomes unity at $\omega = \omega$, where

$$\omega_c = \frac{G_{m1}}{\epsilon} \tag{12.120}$$

Substituting $G_{mi} = 1/5.26$ mA/V and $C_C = 30$ pF yields

$$f_t = \frac{\omega_t}{2\pi} \approx 1 \text{ MHz}$$
 (12.12)

which is equal to the value calculated before. It should be pointed out, however, that this model is valid only at frequencies t = t. At such frequencies the gain talls off with a slope of -20 dB/decade, just like that of an integrator.

12.6.4 Slew Rate

The slew rate limitation of openips is discussed in Chapter 2. Here we shall illustrate the origin of the slewing phenomenon in the context of the 741 circuit. This development is similar to that we presented for the CMOS op-amp in Section 12.1.6.

Consider the unity-gain follower of Fig. 12.34 with a step of, say, 10 V applied at the input. Because of amplifier dynamics, its output will not change in zero time. Thus immediately after the input is applied, almost the entire value of the step wil appear as a differential signal between the two input terminals. This large input voltage causes the input stage to be overdriven, and its small-signal model no longer applies. Rather, half the stage cuts off and the other half conducts all the current. Specifically, reference to Fig. 12.13 shows that a arge positive differential input voltage causes Q_1 and Q_2 to conduct all the available bias current (21) while Q_i and Q_i will be cut off. The current mirror $Q_i(Q_i)$ and Q_i will still function, and Q_b will produce a collector current of 2I.

Using the observations above, and modeling the second stage as an ideal integrator results in the model of Fig. 12.35. From this circuit we see that the output voltage will be a ramp with a slope of 21/C:

$$t = t = \frac{2I}{C}t \tag{12.122}$$




Figure 12/34. Vanity gain follower with a large step input. Since the supput voltage cannot change instartarenasty a large differential contago appoins between the opin input term as a




Figure 12-35 Mode for the 14 op amp where a large per tive differential signal is applied

Thus the slew rate SR is given by

$$SR = \frac{2I}{C_C}$$
 (12 123)

For the 741, $I = 9.5 \mu A$ and $C_c = 30 \text{ pF}$, resulting in $SR = 0.63 \text{ V/}\mu s$.

It should be pointed out that this is a rather simplified model of the slewing process. More detail can be found in Gray et al., (2000).

DIA GEST

12.25.1 so the value of the slew rate calculated above to find the full-power bandwidth f₀ of the 7st op amp. Assume that the maximum output is ±10 V.

Ans. 10 kHz

12.6.5 Relationship Between f, and SR

A simple relationship exists between the unity-gain bandwidth f and the slew rate sk. In relationship is obtained by combining Eqs. (12.120), (12.123), and

$$SR = \frac{2I}{G_{m1}}\omega_i$$
 12.74

and then using Eq. (12.83') to obtain

$$SR = \frac{4I}{g_m} \omega \tag{12.25}$$

Now, since g_{+} is the transconductance of each of Q through Q.

$$g_{n} = \frac{I}{V_{n}}$$

Thus.

$$SR = 4I_T \omega_t \tag{12.12}$$

As a check, for the 741 we have

$$SR = 4 \times 25 \times 10^{-10} \times 2\pi \times 10^{6} = 0.63 \text{ V } \mu\text{s}$$

which is the result obtained previously. Observe that Eq. (12 127) is of the same form as Eq. (12.42), which applies to the two-stage CMOS op amp. Here, $4V_T$ replaces V_{OP} Since, typically. V_{OI} will be two to three times the value of $4V_T$, a two-stage CMOS op amp with an f_i equal to that of the 741 exhibits a slew rate that is two to three times as large as that of the 741.

3 general form for the relationship between SR and eg ter an op amp with a structure similar to that of the 741 (including the two-stage CMOS circuit) is

$$SR = \omega_c/a \tag{12.128}$$

where it is the constant of proportionality relating the transconductance of the first stage G to the total bras current of the input differential stage. That is for the 74) circuit G = (2/) while of the CMOS circuit of Fig. 12.1, G al. For a given w, Thigher value of SR is obtained by making its haller, that is, the total bias current is kept constant and Goods reduced. This is a viable technique for increasing sleading. It is referred to as the G_-reduction method (see Exercise 12.27)

- 12.26 Consider the integrator mode of the opamo in Fig. 12.33. Find the value of the resistor that, when connected across C_c , provides the correct value of the de gain Ans. $1279 \,\mathrm{M}\Omega$
- **D12 27** If a resistance R is included in each of the emitter leads of \mathcal{D} and \mathcal{D}_{ℓ} show that $SR = 4(1 + IR 2)\omega$ Hence find he velue of R. that would double the '41 slew rate while keeping w and I unchanged What are the new values of C_0 , the dc gair, and the 3-dB frequency? **Ans.** 5 26 k Ω ; 15 pF; 101.7 dB (a 6-dB decrease), 82 Hz

12.7 Modern Techniques for the Design of BJT Op **Amps**

A though the ingenious techniques employed in the design of the 741 op amp have stood the test of lime, they are now more than 40 years old! Technological advances have resulted in changes in the user requirements of general purpose bipolar op amps. The resulting more demancing specifications have in turn posed new challenges to analog IC designers who as they have done repeatedly before are respending with new and exciting circuits. In this section we present a sample of recently developed design techniques. For more on this rather advanced to be the reader is referred to the Analog Circuits section of the bibliography ir Appendix G.

12.7.1 Special Performance Requirements

Many of the special performance requirements stem from the need to operate medern op amps from power supplies of much lower voltages. Thus while the 741 type op amp operated from

The filtererice is just a matter of notation. We used I to denote the total bias current of the input differential stage of the CMOS circuit, and we used 21 for the 741 case!




Figure 12-36 Power supply recumements have thanged considerably. Modern B11 opiniops are required to operate from a single supply $V_{\rm CC}$ of 2 to 3 V.

*15 V power supplies many modern BH op amps are required to operate from . stage , . . stapply of ona 2 V to 3 V. This is done for a number of reasons, including the following

- 1. Modern small feature size IC fabrication technologies require on power many voltages.
- 2. Compatibility must be achieved with other parts of the system that use low visupplies.
- 3. Power dissipation must be min mized, especially for battery-operated equipment

As Fig. 12.36 indicates, there are two important changes, the use of a single ground-referenced power supply (1), and the low value of (1). Both of these requirements give rise changes in performance specifications and pose new design challenges. In the following we discuss two of the resulting changes.

Rail to Rail Input Common Mode Range. Recall that the input common modernic of an op amp is the ringe of common mode input voltages for which the cp amp openes properly and meets its performance specifications, such as voltage gain and CMRR Op orsoft the 741 type operate from + 5-V supplies and exhibit ar input common-mode range in a extends to within a couple of volts of each supply. Such a gap between the input common mode range and the power supply is obviously unacceptable if the op amp is to be operated from a single supply that is only 2 V to 3 V. Indeed we will now show that these single supply low-voltage op amps need to have an input common-mode range that extends overthe entire supply voltage, 0 to 3 in referred to as rail-to-rail input common node range.

Consider first the inverting op amp configuration shown in Fig. 12.37(a). Since the positive input terminal is connected to ground (which is the voltage of the regative-suppy):




Figure 12-37 (a) In the discreting configure to in the concept input a connected to ground that it persists that the mput common mode range metades ground. (b) In the unity gain follower contains thus it is highly desirable for the uput common mode range to it clude ground incl.

ground voltage has to be within the allowable ripal common moce range. In fact, because for positive output so faces the voltage at the inverting input term hallom go slightly negathe the apit common-mode range should extend be on the regative supply rail (ground)

Next consider the times gain voltage follower obtained by applying 10th inegative feed Lock to in opening, as shown in local 2.57(b). Here the input common-mode voltage is equal to the top it sizual in 10 maximize the esetu ness of this buffer implifier its input signal should be allowed to extend from 0 to 1 - especially since 1, 1 is only 2 to 3 V. Thus the input common mode range showe mel de don the positive supply real. As will be seen stor ly modern BH op amps can operate over an input common-mode vortage range that estends in fraction of a volt beyond its two supply rails that is, more than rail-to-rail operation!

Near Rail-to-Rail Output Signal Swing In the "41 op amplixe were setisfied with an cutput that can swing lo within 2 V or scot each of the supply rails. With a supply of +15 V this capacity resulted in riespectione in Voidpetrange Lowever to limit the output swing tow thin 2 V of the apply tails man of impoperating from a smale 3-V supply would result man unusable device! Thus, here Du we require near rail to rais operation. As we shall see in Section 12.7.5, this requirement forces is to adopt a whole new approach to output-state design.

Device Parameters. The technology we shall use in the examples, exercises, and problems for this section has the following character stics

npn Transistors:
$$\beta = 40$$
 $V = 30 \text{ J}$
pnp Transistors: $\beta = 10$ \Rightarrow , $= 20 \text{ J}$

For both T, O Yene F, O I Vitts importanto note that we will assume that for this technology, the Cansister will remain in the active mode for $J_{\rm cont}$ as low as $0.1\,{
m V}_{\rm cont}$ other words, that 0.6 V is needed to forward-bias the CBJ).

12.7.2 Bias Design


A in the 141 circuit, the bias design of modern BH implifiers makes extensive use of carrent mirrors and current-steem generals. Sections: 4 and (5). Typically, however, the bias currents are small (in the micro empirange). Thus, the Widlar current source (Section 7.5.5) is especially popular here. As well, emitter dege teration resistors (in the tens-of-xilohim range) are frequently used.

Figure 12 38 shows a self-b ased carrent reference source that utilizes a Wild at citcett formed by Q , Q , and R , and a current mirror Q , Q_4 with material emitterdegeneration resistors R_0 and R_4 . The circuit establishes a corrent I in each δ , the four transis ors, with the value of l determined as follows. Neglecting base currents and r is for simplicity, we write

$$\begin{aligned} & \mathcal{V}_{BE1} = \mathcal{V}_T \ln \left(\frac{1}{I_{S1}} \right) \\ & \mathcal{V}_{BE2} = \mathcal{V}_T \ln \left(\frac{1}{I_{S2}} \right) \end{aligned}$$

Thus.

$$V_{BF1} - V_{BE2} = V_T \ln \left(\frac{l_{S2}}{l_S}\right)$$



But.

$$V_{BE1} - V_{BE2} = IR$$

Thus,

$$I = \frac{V_T}{R_2} \ln \left(\frac{I_{S2}}{I_{S1}} \right) \tag{12.129}$$


Thus the value of I is determined by R and the ratio of the emitter areas of Q and Also observe that I is independent of V, a highly desirable outcome. Neglecting the temperature dependence of R, we see that I is directly PTAT (proportional to the absolute temperature I). It follows that transistors brased by I or mirrored versions of it will exhibit, a that are constant independent of temperature!

Sid Tage

Design the circuit in Fig. 12.38 or generate a current $I=10\,\mu$ %. Utilize transistors () and (), having their areas in a 1.2 ratio. Assume that Q_3 and Q_4 are matched and design for a 0.2-N drop across each of R_3 and R_4 . Specify the values of R_{24} , R_3 , and R_4 .

Ans. 1.73 k Ω ; 20 k Ω ; 20 k Ω

The circuit in Fig. 12.38 provides a bias line $T_{\rm recos}$ with a voltage equal to $T_{\rm reco}$. This and be used to bias other transisters and thus generate currents proportional to $T_{\rm by}$ appropriate scaling their emitter areas. Similarly, the circuit provides a bias line $T_{\rm recos}$ at a voltage $T_{\rm recos}$ below $T_{\rm recos}$. This bias line can be used to bias other transistors and thus general constant currents proportional to $T_{\rm recos}$ by appropriately scaling emitter areas and emitter degeneration resistances. These ideas are illustrated in Fig. 12.39.






Figure 12 39 The bias lines $V_{\rm BIAS}$ and $V_{\rm BIAS2}$ provided by the circuit in Fig. 12.38 are utilized to bias other transistors and generate constant current I, to I .. Both the transistor area and the emitter degeneration resistance value have to be appropriately scaled

D12 29 Refer to the circuit in Eq. 2.39 and assume that the Eq. (8) the corresponding line in Fig. 12.38. It is required to generate currents $I_8 = 10 \, \mu A$, $I_9 = 20 \, \mu A$, and $t = -\infty \mu N$. Specify the required emitter creas of Q_{μ}/Q_{μ} , and Q_{μ} as ratios of the emitter area. of Q. Also spell to the values rice iteration R, R, and R, it so the values of R and R, found in Exercise 12.28. Ignore base currents **Ans.** 1, 2, 0.5; 20 k Ω , 10 k Ω , 40 k Ω

12.7.3 Design of the Input Stage to Obtain Rail-to-Rail V...

The classical differential input stage with current mirror load is shown in Fig. 12 40(a). This is essentially the core of the 741 input stage, except that here we are using a single positive power supply. As well, the CMOS counterpart of this circuit is utilized in nearly every




Figure 12.40 For the input common-mode range to include ground voltage, the classical current-mirror-loaded input stage in (a) has to be replaced with the resistively-loaded configuration in (b) with the de voltage drop across R. limited to 0.2-0.3 V.

CMOS op amp des gn (see Section 12.1). Unfortunately, this very popular circuit does meet our requirement of rail to-rail common mode operation

Consider first the low end of the input common mode range. The value of I_{R-Mmin} beam ited by the need to keep Q in the active mode. Specifically, since the collector of Q is voltage $I_{R} = 0.7$ V, we see that the voltage applied to the base of Q is innot go as than 0.1 V without causing the collector base function of Q to become forward by thus I = 0.1 V, and the input common mode range does not include ground sorting as required.

The only way to extend $V_{\rm ext}$ to 0 V is to lower the voltage at the collector of ϕ in turn can be achieved only by abandoning the use of the current-mirror load and $v_{\rm ext}$ instead resistive loads, as shown in Fig. 12.40(b). Observe that in effect we are going $h_{\rm ext}$ the resistively loaded differential pair with which we began our study of differential ample ers in Chapter 8!

The minimum allowed value of $V_{\rm eff}$ in the circuit of Fig. 12.40(b) is still of coarse mitted by the need to keep $Q_{\rm eff}$ and $Q_{\rm eff}$ in the active mode. This in turn is achieved by avoid: $V_{\rm eff}$ values that cause the base voltages of $Q_{\rm eff}$ and $Q_{\rm eff}$ to 20 below their collector voltages by more than 0.6 $V_{\rm eff}$.

$$V_{ICMmin} = V_{R_c} - 0.6 \text{ V}$$

where V is the voltage drop across each of R and R. Now if V is selected to be V = 0.3 V, which is exactly what we need

The major drawback of replacing the current mirror load with resistive loads is that it, differential gain realized is considerably reduced.

$$\frac{\omega}{v_{i,i}} = -g_{m1,2}R_C$$

$$= -\frac{I/2}{V_T}R_C = -\frac{v_{R_C}}{V_T}$$

where we have neglected ℓ for simplicity. Thus for $\Gamma_{\ell_0}=0.3$ \,\tau the gain realized is 63 12 \,\tau \,\tau \,\text{As we will see shortly, this row-gain problem can be solved by cascoding

Next consider the upper end of the input common mode range. Reference to the circum I ig 12.40(b) shows that the maximum voltage that can be applied to the bases of and Q is limited by the need to keep the current-source transistor in the active mode. It is in turn is achieved by ensuring that the voltage across Q, P, does not tall below 0.3 or so. Thus the maximum value of P, will be a voltage P, or approximately 0.3 lower,

$$V_{ICMmax} = V_{CC} - 0.1 - 0.7 = V_{CC} - 0.8$$

That is, the upper end of the input common-mode range is at least 0.5 V below 1., a seek limitation.

Fo recap while the circuit in Fig. 12.40(b) has $V_{\rm obs}$ of a few tenths of a volt below the negative power supply rail (at ground voltage), the upper end of $V_{\rm cos}$ is rather far from $V_{\rm cos}$.

$$-0.3 \le V_{ICM} \le V_{CC} - 0.8$$




Figure 12.41 The complement of the circuit in Fig. 12.40(b). While the input common-mode range of the circuit in Figure 12.40(b) extendibelow ground, here it extends above $V_{\rm CC}$. Connecting the two circuits in parallel, as will be shown, results in a rail-to-rail $V_{\rm ICM}$ range.

where we have assumed i = 2.03 V. It extend the apper end of i = 3, we adopt a solution similar to that used in the CMOS case (Section 12.2 to Fig. 12.1.) name vi we utilize a parallel comprementary input stage. Foward that end in terthal the min version of the circuit of Fig. 12.40(b), shown in Fig. 12.41, has a common-input range of

$$0.8 \le V_{ICM} \le V_{CC} + 0.3$$

where we have assumed that r = 0.3 V. Thus as expected, the high end meets our specifications and in fact is above the positive supply r(r) by 0.3 V. The lower end however does not but this should cause us no concern because the lower end will be looked after by the pnp pair. I shally note that there is a range of r = m which both the pnp and the mp curticuts will be active and properly operating.

$$0.8 \le V_{ICM} \le V_{CC} + 0.8$$

Figure 12.42 shows an input stage that achieves more than rail-to-rail input common-mode range by at lizing a pop of flerential pair $(Q \cap Q)$ and an np differential pair $(Q \cap Q_4)$ connected in parallel. To keep the diagram simple we are not showing the parallel connection of the input terminals; the + input terminals are assumed to be connected together, and similarly for the + input terminals. In order to increase the gain obtained from the resistive loaded differential pairs, a folded cascode stage is added. Here R_7 and R_7 are the resistive loads of the pnp pair $Q_1 - Q_2$, and $Q_7 - Q_8$ are its cascode transistors. Similarly R_7 and R_7 are the resistive loads of the npn pair $Q_3 - Q_4$, and $Q_9 - Q_{10}$ are its cascode transistors. Observe that the cascode transistors do doable daty. For instance, $Q_7 - Q_7 - Q_$

For $V_{ij} = 0.8$ V, the npn stage will be mactive and the gain is determined by the transconductance V_{ij} of the $Q_i = Q_j$ pair together with the output resistance seen between the collectors of the cascode transistors. At the other end of V_{ij} , that is $V_{ij} = V_{ij} = 0.8$, the $Q_i = Q_j$ stage will be mactive, and the gain will be determined by the transconductance V_{ij} , of the $Q_i = Q_j$ pair and the output resistance between the collectors of the cascode devices. In the overlap region $0.8 \times V_{ij} = 0.8$, both the pnp and npn stages will be active and their effective transconductances V_{ij} add up, thus resulting in a higher gain. The dependence of the differential gain on the input common mode V_{ij} is usually undesirable

and can be reduced considerably by arranging that one of the two differential pairs is turned off when the other one is active.4




Figure 12.42 Input stage with rail-to-rail input common-mode range and a to delicascode state timerease the gain. Note that all the mas voltages including $U_{\rm col}$ and $U_{\rm col}$ are generated elsewhere on the chip.

Binimple 12.5

It is required to find the input resistance and the voltage gain of the input stage show i in Fig. 12.42. Let $V_{n+M} = 0.8 \text{ V}$ so that the Q_1 , Q_2 pair is off. Assume that Q_3 supplies 16 μA , that each of Q_2 to Q_1 , is biased at 10 μA , and that all four cascode transistors are operating in the active mode. The input resistance of the second stage of the optimp (not shown) is $R_1 = 2.042$. The emitter degeneration resistances are $R_1 = R_2 = 20 \text{ k}\Omega$, and $R_2 = R_3 = 30 \text{ k}\Omega$. Recall that the device parameters are $\beta_1 = 40$, $\beta_2 = 10$, $V_{AB} = 30 \text{ V}$, $|V_{AB}| = 20 \text{ V}$.

Solution

Since the stage is fully balanced, we can use the differential half-circuit shown in Fig. 12.43(a). The input resistance R_{id} is twice the value of r_{m1} ,

$$R_d = 2r_{\pi 1} = 2\beta_P/g_{\pi 1}$$

where

$$g_{m1} = \frac{I_{C1}}{V_T} = \frac{5 \times 10^{-6}}{25 \times 10^{-3}} = 0.2 \text{ mA/V}$$

This is done in the NFS234 (planip) whose circuit is described and analyzed in glent detail it Citi et al., (2009)




Figure 12.43 (a) Differential half circuit for the input stage shown in Fig. 12.42 with Fig. 18.5 (b) Determining $G_{m1} = i_o/(v_{id}/2)$

Thus,

$$R_{id} = \frac{2 \times 10}{0.2} = 100 \text{ k}\Omega$$

To find the shor-circuit transconductance, we short the output to ground as shown in Fig. 12.43(b) and find G_{μ} as

$$C_r = \frac{r}{r-2}$$

At node I we have four parallel resistences, o ground,

$$F = \frac{I}{I_{eff}} = \frac{20 \text{ V}}{5 \text{ } \mu\text{A}} = 4 \text{ M}\Omega$$

$$F = \frac{I}{I_{eff}} = \frac{30 \text{ V}}{10 \text{ } \mu\text{A}} = 3 \text{ M}\Omega$$

$$F = \frac{I}{g_{gg}} = \frac{I}{I_{eff}} = \frac{25 \text{ mV}}{10 \text{ } \mu\text{A}} = 2.5 \text{ k}\Omega$$

and r_{ij} are very large and can be neglected. Then, the portion of $g_{int}(r_{ij}/2)$ that flows into the emitter proper of \mathcal{Q}_{+} can be found from

$$\begin{split} & x_{s, h} + \log_m \left(\frac{t}{2} | \frac{R}{R_{s, h} + t_{s, h}} \right) \\ & = g_m \left(\frac{\pi}{2} \right) \frac{20}{20 + 2.5} = 189 g_{m, h} \left(\frac{v_{s, h}}{2} \right) \end{split}$$

and the output short-circuit current to 18

$$x = x_{i} = 0.89c_{m}(...2)$$

Example 12.5 continued

Thus,

$$G_{m1} = \frac{t_0}{\sqrt{2}} = 0.89g_{m1} = 0.89 \times 0.2 = 0.18 \text{ mA/V}$$

To find the voltage gair—we need to detern me the total resistance between the output node and ground for the circuit in Fig. 12.43(a),

$$R = R_{o9} \| R_o, \| (R_I/2)$$

The esistance $R_{i,j}$ is the output resistance of $Q_{i,j}$ which has an emitter-degeneration resistance $R_{i,j}$ has $R_{i,j}$ can be found using Eq. (7.50).

$$R_{c0} = r_{c0} + (R_0 \parallel r_{\pi0})(1 + g_{m0}r_{c0})$$

where

$$r_{o9} = \frac{|V_{Ap}|}{I_{C9}} = \frac{20 \text{ V}}{10 \text{ }\mu\text{A}} = 2 \text{ M}\Omega$$

$$g_{m9} = \frac{I_{C9}}{V_T} = \frac{10 \text{ }\mu\text{A}}{25 \text{ mV}} = 0.4 \text{ mA/V}$$

$$r_{x9} = \frac{\beta_P}{g_{m9}} = \frac{10}{0.4 \text{ mA/V}} = 25 \text{ k}\Omega$$

Thus

$$R_{o9} = 2 + (30 \parallel 25) \times 10^{-3} (1 + 0.4 \times 2 \times 10^{3})$$

= 12.9 M\Omega

The resistance $R_{>0}$ is the output resistance of Q, which has an emitter degeteration resistance $(R_2 \parallel r_{o1}) = R_7$. Thus,

$$R_{o7} = r_{o7} + (R_1 || r_{z7})(1 + g_{m7}r_{o7})$$

where

$$r_{o7} = \frac{V_{An}}{I_{C7}} = \frac{30 \text{ V}}{10 \text{ }\mu\text{A}} = 3 \text{ M}\Omega$$

$$g_{m7} = \frac{I_{C7}}{V_T} = \frac{10 \text{ }\mu\text{A}}{25 \text{ mV}} = 0.4 \text{ mA/V}$$

$$r_{n7} = \frac{\beta_N}{g_{m7}} = \frac{40}{0.4} = 100 \text{ k}\Omega$$

Thus,

$$R_c \approx 3 + (20 [100) \times 10^{-3} [1 + 0.4 \times 3 \times 10^{-3}]$$

= 23 M\Omega
 $\frac{R}{2} = \frac{2 \text{ M}\Omega}{2} = 1 \text{ M}\Omega$

The total resistance R can now be found as

$$R = 12.9 \parallel 23 \parallel 1 = 0.89 \text{ M}\Omega$$

Finally, we can find the voltage gain as

$$= 0.18 \times 0.89 \times 10^3 = 160 \text{ V/V}$$

12.7 4 Common-Mode Feedback to Control the dc Voltage at the **Output of the Input Stage**

Let the case ide circuit in Fig. 12.42 to operate properly and provide high output resistance. and thus been voltage goan, the eliscode clarisasions Quillino igh Quillinoist operate in the across made at all times. I ower erricelying so elyon in defining will not be so tricent to ensure that the currents sumplied by (2) and (2) are exactly equal to the currents supplied by (2) and Q. Any small hish atch. A between the two sets of currents all he isn tiplied by the large output resistance between each of the collector nodes and ground, and thus there will be large changes in the voltages of, and the linese changes in tarrical cause one set of the corrent sources tre Q Q or Q, g into saturate. We therefore reed a creant hat detects the change in the de or common-mode component V_{CM} of v_{O1} and v_{O2} .

$$V_{CM} = \frac{1}{2}(v_{O1} + v_{O2}) \tag{12.130}$$

, to restore carrent equality. This and adjusts the bias voltage on the bases of φ and Q_{φ} regative feedback loop should be insensitive to the differential signal components of a and , to there is entire would reduce the differential gain. Thus the feetback loop's would provide common-mode feedback (CMF).

Figure 17.44 shows the ascode circuit with the CML creat shown as a black box. The CMF are it accepts—anc—as inputs and provides the bias voltage for is output. In a particular implementation we will present shortly the CMs prount has the transfer characteristic

$$V_B = V_{CM} + 0.4 \tag{12.131}$$

By keeping 1, higher than $T_{i,j}$ by only 0.4 V, the CMI circuit ensures that Q_i and Q_k remain active (0.6 V is needed for saturation).

The norminal value of V_{κ} is determined by the quiescent current of Q through Q_{κ} the quiescent value of T_1 and T_2 and the value of R_2 and R_3 . The resulting nominal value of I and the corresponding value of V_M from Eq. (12.131) are designed to ensure that Q_0 and Q_{t} operate in the active mode. Here, it is important to recall that F_{trees} is determined by the rest of the op-amp bias circuit.

To see how the CMF crecit regulates the devoltage is a assume that for some reason I , is higher than it should be and as a result the currents of $\mathcal Q$ and $\mathcal Q_k$ exceed the currents supplied by Q_1 and Q_3 by an increment M. When multiplied by the total resistance between each of the output nodes and gloune, the increment. W will result in a large

Figure 12.44. The cascode subput createst the input stage and the CML circuit that responds one or mon-mode component $\Gamma_{AC} = \Gamma_{CC} + \cdots$ by adjusting Γ_{CC} so that Q = Q conduct equal corrects of and $Q = Q_{10}$ operate in the active mode.

negative voltage increment in f_0 and f_0 . The CMF circuit responds by owering f_0 to value that restores the equality of currents. The change in f_0 needed to restore equilibriants usually small see Example 12.6 below and according to Eq. (12.131) the corresponding change in f_0 will be equally small. Thus we see negative feedback in action. It minimizes the initial change and thus keeps f_0 in nearly constant at its nominal value, what is designed to operate Q_0 through Q_{10} in the active region.

We conclude by considering briefly a possible implementation of the CMF circuit give 12.45 shows the second stage of an op amp circuit. The circuit is fed by the outputs of the input stage, v_{O1} and v_{O2} .




Figure 12.45. An optamp second stage tracorporating the common mode feedback circuit for the fistage. Note that the circuit generates the voltage I, needed to bias the cascode circuit in the first see Diode D is a Schottky-b irrier diode which exhibits a forward voltage drop of about 0.45.

$$v_{O1} = V_{CM} + v_d/2$$

$$v_{O2} = V_{CM} - v_d/2$$

In addition to amplifying the differential component ϕ —, the circuit generates a descent age V_{B^n}

$$V_B = V_{CM} + 0.4$$

To see how the eigenst works note that \mathcal{F} and \mathcal{Q} are emitter followers that minimize he leading of the second stage on the input stage. The emitter followers deliver to the bases of the differential pair $\mathcal{Q} = \mathcal{Q}_1$ voltages that the almost equal to \mathcal{Q}_1 and \mathcal{Q}_2 but do suifted by $V_{EB11,12}$. Thus the voltage at the emitters of $\mathcal{Q}_{13} - \mathcal{Q}_{14}$ will be

$$V_{L} = V_{CM} + V_{EB11,12} - V_{BL11,14}$$

which reduces to

$$V_b = V_{cM}$$

The voltage V_n is simply equal to v_n plus the voltage drop of drode P_n . The latter is a **schottky barrier drode** (SBD), which features a low forward drop of about V(4N) Thus

$$V_B = V_E + V_D = V_{CM} + 0.4$$

as required.

Enemple 1/4

Consider the operation of the circuit in Fig. 12.44. Assume that $V_{ij} = 0.8 \text{ V}$ and thus the mm input pair (Fig. 12.42) is off. Hence $I_3 = I_4 = 0$. Also assume that only do voltages are present and thus $I_1 = I_1 = 5 \text{ µA}$. Each of Q_7 to Q_{10} is biased at 10° , A_8 , $V_{ij} = 3 \text{ V}$, $V_{ij} = V_{ij} = 1$, $R_1 = R_1 = 20 \text{ k}\Omega_2$, and $R_2 = R_{10} = 30 \text{ k}\Omega$. Neglect base currents and neglect the badout effect of the CMF circuit on 14 output modes of the cascade cricuit. The CMF circuit provides $V_{ij} = V_{ij} = 0.4$

- (a) Determine the nominal values of U and U. Does the value of U, ensure operation in the active mode for Q through Q.
- (b) If the CMF circuit were not present, what would be the change in A and A, (i.e., in A, A) as a result of a current mismatch A = 0.3 μ X between Q = Q, and Q, Q, if so the autput resistance values ound in Example 2.8
- (c) Now, if the CMF circuit is connected what change will it cause in 1 to eliminate the curien in isomatch M^2 . What is the corresponding change in Γ_M from its nominal value?

Solution

(a) The nominal value of V_R is found ϵ - follows

$$T_{p} = T_{ht} + (T_{t} + T_{t})R$$

$$= (1.7 + (1.1) + 5.1 + 10.1 + 20.1)$$

$$= 1.3$$

Example 12.6 continued

The nominal value of V_{CM} can now be found from

$$V_{CM} = V_B - 0.4 = 1 - 0.4 = 0.6 \text{ V}$$

For $Q_2 - Q_8$ to be active,

that is,

$$V_{CM} > 0.4 \text{ V}$$

For $Q_0 - Q_{10}$ to be active

$$V_{CM} < V_{\rm BIAS3} + 0.6$$

That is,

$$V_{CM} < V_{CC} - 1 + 0.6$$

resulting in

$$V_{CM} < 2.6 \text{ V}$$

Thus, for all four cascode transistors to operate in the active mode.

$$0.4 \text{ V} < V_{CM} < 2.6 \text{ V}$$

Thus the nominal value of 0.6 V ensures active mode operation.

(b) For
$$I_{C9} - I_{C7} = I_{C10} - I_{C8} = \Delta I$$
,

$$\Delta V_{CM} = \Delta I R_{o1}$$

where R_{ij} is the cutour resistance between the collectors of Q_{ij} and Q_{ij} and ground,

$$R_{o1} = R_{o7} \parallel R_{o9}$$

In Example 12.5 we found that $R_{o7} = 23 \text{ M}\Omega$ and $R_{a9} = 12.9$; thus,

$$R_{o1} = 23 \parallel 12.9 = 8.3 \text{ M}\Omega$$

Thus,

$$\Delta V_{CM} = 0.3 \times 8.3 \approx 2.5 \text{ V}$$

Now if ΔV_{CM} is positive,

$$V_{CM} = 0.6 + 2.5 = 3.1 \text{ V}$$

which exceeds the 2 o V maximum allowed value before Q_{ij}/Q_{jij} saturate. If Δ_{ijkl} is negative

$$V_{CM} = 0.6 - 2.5 = -1.9 \text{ V}$$

which is far below the ± 0.4 V needed to keep Q_{\odot}/Q_{\odot} in the active mode. Thus, if the absence of CMb a current mismatch of ± 0.3 μ A would cause one set of the cascode transistors (depending on the polant) of ΔI) to saturate.

(c) With the CFB circuit in place, the feedback will adjust V_B by ΔV_A so that the currents in Q_{π} and Q_{π} will change by a incremen equal to M thus restoring current equality. Since a change ΔV_B results in

$$\Delta I_{C7} = \Delta I_{C8} = \frac{\Delta V_B}{r_{e7} + R_7}$$

then

$$\Delta I = \frac{\Delta V_B}{r_{c7} + R_7}$$

$$\Delta V_B = \Delta I (r_{c7} + R_7)$$

$$= 0.3 \ \mu A \left(\frac{25 \text{ mV}}{10 \ \mu A} + 20 \text{ k}\Omega \right)$$

$$= 0.3 \times 22.5 = 6.75 \text{ mV}$$

Correspondingly

$$\Delta V_{CM} = \Delta V_R = 6.75 \text{ mV}$$

Thus, to restore the current equality, the change required in V_B and V_{CV} is only 6.75 mV.

12.7.5 Output-Stage Design for Near Rail-to-Rail Output Swing

As mentioned earlier, modern low voltage bipolar op amps cannot afford to use the classical em tter follower-nasec class AB oathut stage, it would consume too much of the power supply voltage. Instead, complementary pair of common emitter transistors are utilized, as shown in Fig. 12.46. The output trensistors (), and () are operated in a class AB fashion. Typically, it can be as high as 10 m \ to 15 m \ and is determined by - and R. r = 0 $t_0 = t_\infty = I$, where the quiescent current I_0 is normally a fraction of a milliamp

The cutput stage in Fig. 12.46 is driven by two separate bid equal signals, see, and pre-When and are high. Q supplies the load current in the direction opposite to that in sixing to within C. V or so of ground. In the meanshown and the output voltage time, Q, is inactive Nevertheless, ir order to minimize crossiver distortion. Q is




Figure 12.46 In order to provide v_o that can swing to within 0.1 V of V_{cc} and ground, a near rail-to-rail operation, the output stage utilizes commonemitter transistors. Note that the driving signals V_{gp} and V_{gq} are separate but

For this to happen, either R is returned to the positive supply trather than groundfor R is capacitively coupled to the amplifier output.

prevented from turning off and is forced (as will be shown shortly) to conduct a minimum. current of about $I_0/2$.

The opposite happens when B_t and B_t are low Q_t supplies the load current I_t in I_t direction indicated, and ϵ , can ge up as high as $V_{ee}=0.1~{
m V}$. In the meantime, $Q_{ee}=0.1~{
m V}$ tive but is prevented from turning off and forced to conduct a minimum current of about $I_0/2$.

From the description above, we see that . , can swing to within 0.1 Vict each of the p ply rails. This near rail-to-rail operation is the major advantage of this CE output stage of disadvantage is the relatively high output resistance. However, given that the op amo all almost always he used with a negative-feedback loop, the closed-loop output resistance of still be very low.

A Buffer/Driver Stage. The output transistors can be called on to supply currents in the 10 mA to 15 mA range. When this happens, the base currents of Q, and Q, car besubs a tial (recall that $\beta_p \approx 10^\circ$ and $\beta_N \approx 40)$. Such large currents cannot usually be supplied error ly by the amplifier stage preceding the output stage. Rather a butter driver stage size, needed, as shown in Fig. 12.47. Here an emitter to lower Q is used to drive Q, ilowes. because of the low β_i , a double buffer consisting of complementary emitter followers $p_i \cdot q_i$ Q_2 is used to drive Q_P . The driver stage is ted by two separate but identical signals $-\epsilon_0$ that come from the preceding amplifier stage (which is usually the second stage 1 % op amp circuit."




Figure 12 47. The output stage which is operated as class AB needs emitter follower but ersumes." reduce the loading on the preceding stage and to provide the current gain necessary to drive () and ()

An interesting appreach for generating two identical outputs in the second stage is atrized in the NE 5234 (see Ciray et al., 2009)

(a) For the circuit in Fig. 12.47, find the current gain from each of the v_{IP} and v_{IN} terminals to the output in terms of β_P and β_N .

(b) For $i_L = \pm 10$ mA, how much signal current is needed at the v_{IP} and v_{IN} inputs? Ans. (a) $\beta_{\nu}\beta_{P}^{2}$, β_{N}^{2} ; (b) 2.5 μ A, 6.25 μ A

Establishing I and Maintaining a Minimum Current in the Inactive Transistor. We next consider the circuit for establishing the quiescent current 1 in Q. and Q and for maintaining a minimum current of J = 2 in the inactive outpir transistor Figure 2.48 shows a fuller version of the output stage in addition to the output transistors On O and the buffer driver stage, which we have already discussed, he circuit includes two circuit blocks whose operation we shall now explain

The first is the circuit composed of the differential pair $Q \circ Q$ and associated transistors Q_3 and Q_3 , and resistors R_4 and R_3 . This circuit measures the currents in the output transits. tors, i, and coand arranges for the current for divide between Q, and 2 according to the rino 1, 1, and provides a related output voltage. Specifically at ein be shown 'Problem 12.731 that

$$i_{Ch} = I_{-\frac{A}{I_{-} + I_{+}}} \tag{12.132}$$

$$I_{C7} = I \frac{\tau_P}{i_0 + i} \tag{12.133}$$

$$\kappa = V_T \ln \left[\frac{t_N \cdot \tau_P}{t_N + t_N} \frac{I}{I_N \cdot I_N} \right] \tag{12.134}$$

where I_{∞} and I_{∞} are the saturation currents of Q_{∞} and Q_{∞} respectively. Observe that for $t = t_X$, $t_A = 0$ and $t_A = T$. Thus Q_t tains off and Q_t conducts all of T. The emitter voltage age up becomes

$$t = t + 3$$
, $\ln \left(\frac{t_s}{t_{s,s}} + 3 \right) \ln \left(\frac{I}{I_s} \right)$

Thus.

$$v_E = V_T \ln \left(\frac{t_N}{t_{NN}}\right) + V_{EB7} \tag{12.135}$$

This equation simply states that $z_p = -\frac{1}{m_D} + 1_{pp}$, which could have been directly obtained from the circuit diagram in Fig. 12.48. The important point to note however, is that since t_{fin} is a constant, γ_f is determined by the current i_N in the mactive transistor, Q_N . In the other extreme case of $i_{\chi} = i_{p+1/6} + 1$, $i_{\chi} = 0$, thus \mathcal{Q} turns off and \mathcal{Q}_{i} conducts all of IIn this case we can use Eq. (12.134) to show that

$$v_E = V_T \ln \left(\frac{t_P}{I_{SN}}\right) + V_{EB6}$$
 (12.136)

Figure 12.48. A more complete version of the insput stage showing the creates that established each current of 2,2) to follow in the motor output transactor thus preventing the transactor from turning of and min mixing creasover distorts?

Thus, here too since $V_{\ell R}$ is a constant, e_{ℓ} is determined by the current in the mactive transistor, $Q_{\ell R}$.

The second circuit block is a differential amplifier con-posed of Q. Q, with their errors degeneration resistors $R_{\infty}R_{\infty}R_{\infty}$. The voltage γ_{ij} generated by the measuring circuit is fed to one input of the differential amplifier, and the other input is fed with a reference voltage $I_{k_{0}}$ generated by passing a reference current $I_{k_{0}}I_{0}$ through the series connection of diode-connected transistors Q_{1} and Q_{1} . This differential amplifier takes part in a negative-feedback loop the uses the value of γ_{ij} to control the currents i_{1} and i_{2} through the nodes γ_{ij} and γ_{ij} be objective of the feedback control is to set the current in the mactive output transistor to a non-mum value. To see how the feedback operates, consider the case when i_{1} and i_{2} and this C is the mactive transistor. In this case, Q_{ij} turns off, Q_{ij} conducts all of I, and i_{2} is given by (12.135). Now, if for some reason, i_{2} falls below its minimum intended value, i_{2} do not see

causing t_{C0} to decrease. This in turn will cause the node $\frac{1}{2}$ to rise and the velocity of Q_N will eventually rise, thus increasing t_N to its intended value

Analytically, we can obtain a relationship between i_N and i_P as follows. Assume that the loop gain of the feedback loop that is anchored by the differential amplifier Q_R Q_0 is high enough to force the two input terminals to the same voltage, that is,

$$1 - \ln \frac{I_{t+1}}{I} + 1 - \ln \frac{I_{t+1}}{I},$$

Substituting for a founding of 3.34 (results to

$$\frac{I_{N} + I_{P}}{I_{N} + I_{P}} = \left(\frac{I_{N}}{I}\right) \left(\frac{I_{N}}{I_{S10}}\right) \left(\frac{I_{N}}{I_{S11}}\right)$$
(12.137)

Observe that the quartity on the right-hand side is a constant. In the quiescent case $i_N=i_P=I_Q$, Eq. (12.137) yields

$$I = 2 \frac{I_{\rm h}}{I} = \frac{I_{\rm N}}{I_{\rm S10}/NI_{\rm g}} \tag{12.138}$$

Thus the constant on the right-hand side of Eq. (12.137) is $T_2/2$ and we can rewrite (12.137) as

$$\int_{-\infty}^{\infty} = \frac{1}{2} I_{Q} \tag{12.139}$$

Equation (12.139) clearly shows that for $x = -t_0$, and that for $x = x_0$, $x_0 = t_0$. Thus the circuit notom vestablishes the quiescent current $t_0 = r_0$ (12.138) but also sets the minimum current in the inactive output transistor at $\frac{1}{2}t$.

EXERCISE

D12.31 For the circuit if Fig. 2.48 determine the value that I_{p_0} , should have so that Q_N and Q_p have a quiescent turnor $I_{p_0} = 4$ m N_0 . Assume that the transistor are is are scaled so that $I_{p_0} = I_0$ and $I_{p_0} = 2$. For $I_0 = 10$ μ N_0 . Also if I_0 in the direction out of the amplifier is 10 mA, find I_p and I_{N_0} .

Ans. $I_{RFF} = 10 \, \mu\text{A}$; $i_p = 10.2 \, \text{mA}$, $i_A = 0.2 \, \text{mA}$

Summary

- Most CMOS op amps are designed to operate as part of a VLSI circuit and thus are required to drive only small capacitive loads. Therefore, most do not have a low-output-resistance stage.
- There are basically two approaches to the design of CMOS op amps, a two stage configuration and a singlestage topology utilizing the folded-cascode circuit.
- In the two-stage CMOS op amp, approximately equal gains are realized in the two stages
- The threshold mismatch \(\Delta V\), together with the low transconductance of the input stage result in a larger input offset voltage for CMOS op amps than for bipolar units.
- Miller compensation is employed in the two-stage CMOS op amp, but a series resistor is required to place the transmission zero at either s = ∞ or on the negative real axis.
- CMOS op amps have higher slew rates than their bipolar counterparts with comparable f values.
- Use of the cascode configuration increases the gain of a CMOS amplifier stage by about two orders of magnitude, thus making possible a single stage op amp.
- The dominant pole of the folded-cascode op amp is determined by the total capacitance at the output node, C_i.
 Increasing C_i improves the phase margin at the expense of reducing the bandwidth
- By using two complementary input differential pairs in parallel, the input common-mode range can be extended to equal the entire power-supply voltage, providing socalled rail to-rail operation at the input.
- The output voltage swing of the folded-easende op amp can be extended by utilizing a wide-swing current mirror in place of the cascode mirror.
- The internal circuit of the 741 op amp embodies many of the design techniques employed in bipolar analog integrated circuits.
- The 741 circuit consists of an input differential stage, a high-gain single-ended second stage, and a class AB output stage. Though 40 years old, this structure is typical of most BJT op amps and a known as the two-stage topology (not counting the output stage). It is also the same structure used in the two-stage CMOS op amp of Section 12.1.
- To obtain low input offset voltage and current, and high CMRR, the 741 input stage is designed to be perfectly balanced. The CMRR is increased by commonmode feedback, which also stabilizes the de operating point.

- To obtain high input resistance and low input bits current
 the input stage of the 741 is operated at a very low current
 level.
- In the 741, output short-circuit protection is accomplished by turning on a transistor that takes away mog of the base current drive of the output transistor
- The use of Miller frequency compensation in the 74 circuit enables locating the dominant pole at a very low frequency, while utilizing a relatively small compensating capacitance
- Two-stage op amps can be modeled as a transconductance amplifier feeding an ideal integrator with C, as the integrating capacitor
- The slew rate of a two-stage op amp is determined by the first-stage bias current and the frequency-compensation capacitor.
- While the 741 and its generation of op amps nominally operate from ±15-V power supplies, modern BIT op amps typically utilize a single ground-referenced supply of only 2 V to 3 V.
- Operation from a single low-voltage supply gives use to a number of new important specifications including a common-mode input range that extends beyond the supply rails (i.e., more than rail-to-rail operation) and antarail-to-rail output voltage swing.
- The rail to rail input common-mode range is achieved by using resistive loads (instead of current-mirror loads) for the input differential pair as well as utilizing two comple inentary differential amplifiers in parallel.
- To increase the gain of the input stage above that achieved with resistive loads, the folded-cascode configuration is utilized.
- To regulate the dc bias voltages at the outputs of the differential folded-cascode stage so as to maintain active-mode operation at all times, common-mode feedback is employed.
- Modern output stages operate in the class A 3 modes utilize interesting feedback techniques to set the concent current as well as to ensure that the macross operate in crossover distortion.

Computer Simulation Problems

Problems identified by this icon are intended to demonstrate the value of using SPICE simulation to verify hand analysis and design, and to investigate important issues such as allowable signal swing and amplifier nonlinear distortion instructions to assist in setting up PSpice and Multism simulations for all the indicated problems can be found in the corresponding files on the CD. Note that if a particular parameter value is not specified in the problem statement, you are to make a reasonable assumption

* difficult problem, ** more difficult, *** very challenging and/or time-consuming; D. design problem

Section 12.1: The Two-Stage CMOS Op Amp

- 12.1 A particular design of the two-stage CMOS operational amplifier of Fig. 12.1 utilizes ± 1 -V power supplies All transistors are operated at overdrive voltages of 0.15-V mag works. The process extratory $v_{in} = |V_{ip}| = 0.45$ V. Find the input common-mode range and the range allowed for v
- **12.2** The CMOS op amp of Fig. 12.1 is tabricated in a process for which $V'_{4n} = 25$ V/ μ m and $|V'_{4n}| = 20$ V/ μ m. Find A_0 , A_2 , and A_1 if all devices are 0.5- μ m long and are operated at equal overdrive voltages of 0.2-V magnitude. Also, determine the op-amp output resistance obtained when the second stage is biased at 0.4 mA. What do you expect the output resistance of a unity-gain voltage amplifier to be, using this op amp?
- **D 12.3** The CMOS op amp of Fig. 12.1 is fabricated in a process for which $V_4^*|$ for all devices is 24 V/µm. If all transistors have L=0.5 µm and are operated at equal overdrive voltages, find the magnitude of the overdrive voltage required to obtain a dc open-loop gain of 6400 V/V.

12.4 This problem is identical to Problem 8 107

Consider the circuit in Fig. 12.1 with the device geometries shown at the bottom of this page. Let $I_{RII} = 225 \,\mu\text{A}$. $|V_i|$ for all devices = 0.75 V, $\mu_n C_n = 180 \,\mu\text{A}$ V², $\mu_p C_n = 60 \,\mu\text{A}/\text{V}^2$, $|V_4|$ for all devices = 9 V, $V_{00} = V_{85} = 1.5$ V. Determine the width of Q_8 , W, that will ensure that the opamp will not have a systematic offset voltage. Then, for all devices, evaluate I_D , $|V_{OV}|$, $|V_{OS}|$, g_{80} , and r_{90} . Provide your results in a table. Also find A_1 , A_2 , the dc open-loop voltage gain, the input common-mode range, and the output voltage range. Neglect the effect of V_4 on the bias currents

- **D 12.5** Design the two-stage CMOS op amp in Fig. 12.1 to provide a CMRR of about 80 dB. If all the transistors are operated at equal overdrive voltages of 0.15 V and have equal channel lengths, find the minimum required channel length. For this technology, $|V_A'| = 20 \text{ V/}\mu\text{m}$.
- **D 12.6** A particular implementation of the CMOS amplifier of Figs 12.1 and 12.2 provides $G_{\rm m1}=0.3$ mA/V, $G_{\rm m2}=0.6$ mA/V, $r_{\rm m2}=r_{\rm m4}=222$ k Ω , $r_{\rm m6}=r_{\rm m7}=111$ k Ω , and $C_{\rm S}=1$ pF
- (a) Find the frequency of the second pole, f_{pp} .
- (b) Find the value of the resistance R which when placed in series with C_ϵ causes the transmission zero to be located at
- (c) With R in place, as in (b), find the value of C_c that results in the highest possible value of f_c while providing a phase margin of 80° What value of f_c is realized? What is the corresponding frequency of the dominant pole?
- (d) To what value should C_i be changed to double the value of f_i ? At the new value of f_i , what is the phase shift introduced by the second pole? To reduce this excess phase shift to 10° and thus obtain an 80° phase margin, as before, what value should R be changed to?
- **D 12.7** A two-stage CMOS op amp similar to that in Fig 12.1 is found to have a capacitance between the output node and ground of 0.5 pF. If it is desired to have a unity-gain bandwidth f_c of 150 MHz with a phase margin of 75° what must g_{mb} be set to? Assume that a resistance R is connected in series with the frequency-compensation capacitor C_c and adjusted to place the transmission zero at infinity. What value should R have? If the first stage is operated at $|V_{OC}| = 0.15 \text{ V}$, what is the value of slew rate obtained? If the first-stage bias current $I = 100 \, \mu\text{A}$, what is the required value of C_c ?
- **D 12.8** A CMOS op amp with the topology shown in Fig. 12.1 is designed to provide $G_{m1} = 1$ mA/V and $G_{m2} = 5$ mA
- (a) Find the value of C_C that results in $f_i = 100$ MHz
- (b) What is the maximum value that C_1 can have while achieving a 70° phase margin?
- **D 12.9** A CMOS op amp with the topology shown in Fig. 12.1 but with a resistance R included in series with C_c is designed to provide $G_{m1} = 1$ mA/V and $G_{m2} = 2$ mA/V.
- (a) Find the value of C_c that results in $f_i = 100 \text{ MHz}$
- (b) For $R = 500 \Omega$ what is the maximum allowed value of
- C, for which a phase margin of at least 60° is obtained?

Transistor	Q,	Q_2	Q,	Q,	Q,	Q,	Q,	Q_{0}
W. L (µm/µm)	30/05	30 0 5		10/05	60 0 5	JF- 0.5	60 0.5	60: 0.5

12.10 A two-stage CMOS op amp resembling that in Fig. 12.1 is found to have a slew rate of 60 V/µs and a unity gain bandwidth f of 50 MHz.

(a) Estimate the value of the overdrive voltage at which the imput-stage transistors are operating.

(b) If the first-stage bias current $I = 100 \mu A$, what value of C_0 must be used?

(c) For a process for which $\mu_i C_{ot} = 50 \mu \text{A/V}^2$, what BVL ratio applies for Q_i and Q_i ?

D 12.11 Sketch the circuit of a two-stage CMOS amplifier having the structure of Fig. 12.1 but utilizing NMOS transistors in the input stage (i.e., Q_1 and Q_2).

D 12.12 (a) Show that the PSRR^{*} of a CMOS two-stage op amp for which all transistors have the same channel length and are operated at equal $|F_{OP}|$ is given by

$$PSRR^* = 2 \left| \frac{V_s}{V_{OU}} \right|^2$$

(b) For $|V_{OI}| = 0.2 \text{ V}$, what is the minimum channel length required to obtain a PSRR of 80 dB? For the technology available, $|V_4| = 20 \text{ V/µm}$.

Section 12.2: The Folded-Cascode Op Amp

D 12.13 If the circuit of Fig. 12.8 utilizes ± 1.65 -V power supplies and the power dissipation is to be limited to 1 mW, find the values of I_B and I. To avoid turning off the current mirror during slewing, select I_B to be 20% larger than I.

D 12.14 For the folded-cascode op amp in Fig. 12.9 utilizing power supplies of ± 1 V, find the values of $V_{\rm BIASS}$, $V_{\rm BIASS}$, and $V_{\rm BIASS}$ to maximize the allowable range of $V_{\rm ICM}$ and $v_{\rm O}$. Assume that all transistors are operated at equal overdrive voltages of 0.15 V. Assume $|V_{\rm I}|$ tor all devices is 0.45 V. Specify the maximum range of $V_{\rm ICM}$ and of $v_{\rm O}$.

D 12.15 For the folded-cascode op-amp circuit of Figs. 12.8 and 12.9 with bias currents $I = 96 \,\mu\text{A}$ and $I_B = 120 \,\mu\text{A}$, and with all transistors operated at overdrive voltages of 0.2 V, find the *M/L* ratios for all devices. Assume that the technology available is characterized by $k_B' = 400 \,\mu\text{A/V}^2$ and $\lambda_A' = 100 \,\mu\text{A/V}^2$

12.16 Consider a design of the cascode op amp of Fig. 12.9 for which $I = 96 \,\mu\text{A}$ and $I_B = 120 \,\mu\text{A}$. Assume that all transistors are operated at $|V_{OV}| = 0.2 \,\text{V}$ and that for all devices, $|V_A| = 12 \,\text{V}$. Find G_m , R_o , and A_v . Also, if the op amp is connected in the feedback configuration shown in Fig. P12.16, find the voltage gain and output resistance of the closed-loop amplifier.

D 12.17 Consider the folded-cascode op amp of Fig. 12.8 when loaded with a 10-pF capacitance. What should




Figure P12.16

the bias current I be to obtain a slew rate of at least 10 V/µs? If the input-stage transistors are operated at over-drive voltages of 0.2 V, what is the unity-gain benewidth realized? If the two nondominant poles have the same frequency of 25 MHz, what is the phase margin obtained lit is required to have a phase margin of 75°, what must fibe reduced to? By what amount should C₁ be increased What is the new value of SR?

D 12.18 Design the folded-cascode circuit of Fig. 12.910 provide voltage gain of 80 dB and a unity-gain frequency of 10 MHz when $C_L = 10$ pF. Design for $I_B = I$, and operate all devices at the same $|V_{OI}|$. Utilize transistors with 1 µm channel length for which $|V_A|$ is specified to be 20 V. Find the required overdrive voltages and bias currents. What slew rate is achieved? Also, for $k_B' = 2.5 k_B' = 200 \,\mu\text{A/V}$, specify the required width of each of the 11 transistors used

D 12.19 Sketch the circuit that is complementary to that in Fig. 12.9, that is, one that uses an input p-channel differential pair.

12.20 For the circuit in Fig. 12.11, assume that all transitors are operating at equal overdrive voltages of 0.2-V magnitude and have $|V_i| = 0.5$ V and that $|V_{DD}| = |V_{SS}| = 165$ V. Find (a) the range over which the NMOS input stage operates, (b) the range over which the PMOS input stage operates, (c) the range over which both operate (the overlap range), and (d) the input common-mode range.

12.21 A particular design of the wide-swing current minor of Fig. 12.12(b) utilizes devices having WL = 25. $k_n^2 = 200$ μ A/V², and $V_r = 0.5$ V. For $I_{REF} = 100$ μ A, what value V_r is needed? Also give the voltages that you expect to V_r at all nodes and specify the minimum voltage at owner, the output terminal. If V_A is specified to be 10 V what is to output resistance of the mirror?

D 12.22 For the folded-cascode circuit $A \log A$, the total capacitance to ground at each of the source and of Q_0 and Q_0 be denoted C_p . Assuming that the matrix resistance between the drain of Q_0 and greated 8 dots. Show that the pole that arises at the interface between the

first and second stages has a frequency $f_P \approx g_{m\pi}/2\pi C_e$. Now, if this is the only nondominant pole, what is the largest value that C_P can be (expressed as a fraction of C_e) while a phase margin of 75° is achieved? Assume that all transistors are operated at the same bias current and over-drive voltage

Section 12.3: The 741 Op-Amp Circuit

12.23 In the 741 op-amp circuit of Fig. 12.13, Q_1 , Q_2 , Q_3 , and Q_n are biased at collector currents of 9.5 μ A. α biased at a collector current of 16.2 μ A, and Q_n is biased at a collector current of 550 μ A. All these devices are of the "standard npn" type, having $I_n = 10^{-14}$ A, $\beta = 200$, and $V_n = 125$ V. For each of these transistors, find V_{nk} , Q_m , r_n , r_m and r_n . Provide your results in table form. (Note that these parameter values are utilized in the text in the analysis of the 741 circuit.)

D 12.24 For the (mirror) bias circuit shown in Fig E12.11 and the result verified in the associated exercise, find I_1 for the case in which $I_{A1} = 3 \times 10^{-14}$ A, $I_{C2} = 6 \times 10^{-14}$ A, and $I_{S1} = I_{S2} = 10^{-14}$ A and for which a bias current $I_1 = 154 \,\mu\text{A}$ is required

12.25 Transistor Q_A in the circuit of Fig. 12.13 consists, in effect, of two transistors whose emitter-base junctions are connected in parallel and for which $I_{xx} = 0.25 \times 10^{-6}$ A, $I_{yy} = 0.75 \times 10^{-6}$ A, $\beta = 50$, and $V_A = 50$ V. For operation at a total emitter current of 0.73 mA, find values for the parameters V_{xy} , g_{yy} , r_{yy} , and r_{yy} for the A and B devices

12.26 In the circuit of Fig. 12.13, Q_1 and Q_2 exhibit emitter-base breakdown at 7 V, while for Q_3 and Q_4 such a breakdown occurs at about 50 V. What differential input voltage would result in the breakdown of the input-stage transistors?

D *12.27 Figure P12.27 shows the CMOS version of the circuit in Fig. E12.11. Find the relationship between I_1 and I_1 in terms of k_1 , k_2 , k_3 , and k_4 of the four transistors, assuming the threshold voltages of all devices to be equal in magnitude. Note that k denotes $\mu C_{ox}W.L$. In the event that $k_1 = k_2$ and $k_3 = k_4 = 16k_1$, find the required value of I_1 to yield a bias current in Q_1 and Q_2 of 1.6 mA

Section 12.4: DC Analysis of the 741

D 12.28 For the 741 circuit, estimate the input reference current I_{REP} in the event that ± 5 -V supplies are used. Find a more precise value assuming that for the two BJTs involved, $I_{\lambda} = 10^{-14}$ A. What value of R_{λ} would be necessary to reestablish the same bias current for ± 5 -V supplies as exists for ± 15 V in the original design?




Figure P12,27

D 12.29 Design the Widlar current source of Fig. 12.14 to generate a current $I_{C10} = 10~\mu\text{A}$ given that $I_{REI} = 0.2~\text{mA}$. If for the transistors, $I_x = 10^{-14}~\text{A}$, find V_{BEIR} and V_{BEIR} . Assume β to be high

12.30 Consider the dc analysis of the 741 input stage shown in Fig. 12.15. For what value of B_p do the currents in Q, and Q, differ from the ideal value of I_{cro} 2 by 10%?

D 12.31 Consider the dc analysis of the 741 input stage shown in Fig. 12.15 for the situation in which $I_{xy} = 2I_{yz}$. For $I_{Cio} = 19 \,\mu\text{A}$ and assuming β_p to be high, what does I become? Redesign the Widfar source to reestablish $I_{c1} = I_{Ci} = 9.5 \,\mu\text{A}$.

12.32 For the mirror circuit shown in Fig. 12 16 with the bias and component values given in the text for the 741 circuit, what does the current in Q_6 become if R_5 is shorted?

D 12.33 It is required to redesign the circuit of Fig. 12.16 by selecting a new value for R_1 so that when the base currents are *not* neglected, the collector currents of Q_2 , Q_3 , and Q_4 all become equal, assuming that the input current $I_{CI} = 9.4 \, \mu A$. Find the new value of R_1 and the three currents Recall that $\beta_3 = 200$

12.34 Consider the input circuit of the 741 op amp of Fig 12.13 when the emitter current of Q_k is about 19 μ A. If β of Q_1 is 150 and that of Q_2 is 200, find the input bias current I_{θ} and the input offset current I_{ϕ_1} of the op amp.

12.35 For a particular application, consideration is being given to selecting 741 ICs for input bias and offset currents limited to 50 nA and 4 nA, respectively. Assuming other

aspects of the selected units to be normal, what minimum β_{γ} and what β_{γ} variation are implied?

12.36 A manufacturing problem in a 741 op amp causes the current transfer ratio of the mirror circuit that loads the input stage to become 0.8 A/A. For input devices (Q_1-Q_4) appropriately matched and with high β_i and normally biased at 9.5 μ A, what input offset voltage results?

D 12.37 Consider the design of the second stage of the 741. What value of R_9 would be needed to reduce $I_{c.16}$ to 9.5 μ A?

D 12.38 Reconsider the 741 output stage as shown in Fig. 12.17, in which R_{10} is adjusted to make $I_{c10} = I_{c11}$. What is the new value of R_{10} ? What values of $I_{c,4}$ and I_{c20} result?

D *12.39 An alternative approach to providing the voltage drop needed to bias the output transistors is the V_{BE} -multiplier circuit shown in Fig. P12.39. Design the circuit to provide a terminal voltage of 1.118 V (the same as in the 741 circuit). Base your design on half the current flowing through R_1 , and assume that $I_S = 10^{-14}$ A and $\beta = 200$. What is the incremental resistance between the two terminals of the V_{BE} -multiplier circuit?




Figure P12,39

12.40 For the circuit of Fig. 12.13, what is the total current required from the power supplies when the op amp is operated in the linear mode, but with no load? Hence, estimate the quiescent power dissipation in the circuit. (Hint: Use the data given in Table 12.1.)

Section 12.5: Small-Signal Analysis of the 741

12.41 Consider the 741 input stage as modeled in Fig. 12.18, with two additional npn diode-connected transistors, Q_{1a} and Q_{2a} , connected between the present npn and pnp

devices, one per side. Convince yourself that each of additional devices will be biased at the same current as Q_1 become? What is, 9.5 μ A. What does R_{id} become? What does G_2 become? What is the value of R_{id} now? What is the output resistance of the first stage, R_{id} ? What is the new open circuit voltage gain, $G_{id}R_{id}$? Compare these values with the original ones

D 12.42 What relatively simple change can be made to the mirror load of stage 1 to increase its output resistance say by a factor of 2?

12.43 Repeat Exercise 12.15 with $R_1 = R_2$ replaced by 2-k0 resistors.

*12.44 In Example 12.3 we investigated the effect of a mismatch between R_1 and R_2 on the input offset voltage of the op amp. Conversely, R_1 and R_2 can be deliberately mismatched (using the circuit shown in Fig. P12.44, for example) to compensate for the op-amp input offset voltage

(a) Show that an input offset voltage V_{GS} can be compensated for (i.e., reduced to zero) by creating a relative match $\Delta R R$ between R_1 and R_2 .

$$\frac{\Delta R}{R} = \frac{V_{OS}}{2V_T} \frac{1 + r_e/R}{1 - V_{OS}/2V_T}$$

where r_e is the emitter resistance of each of Q_1 to Q_6 and R_1 is the nominal value of R_1 and R_2 . (Hint: Use Eq. 12.87)

(b) Find ΔR/R to trim a 5-mV offset to zero.

(c) What is the maximum offset voltage that can be trimmed this way (corresponding to R_2 completely shorted):




Figure P12.44

12.45 Through a processing imperfection, the β of β a Fig. 12.13 is reduced to 20, while the β of Q_1 remains a regular value of 50. Find the input offset voltage that is mismatch introduces (*Hint:* Follow the general procedure outlined in Example 12.3.)

- **12.46** Consider the circuit of Fig. 12.13 modified to include resistors R in series with the emitters of each of Q_a and Q_9 . What does the resistance looking into the collector of Q_9 , R_{a0} , become 7 For what value of R does it equal R_{a10} For this case, what does R_a looking to the left of node Y become 7
- *12.47 What is the effect on the differential gain of the 741 op amp of short-circuiting one, or the other, or both, of R_1 and R_2 in Fig. 12.139 (Refer to Fig. 12.19.) For simplicity, assume β
- 12.48 It is required to show that the loop gain of the common-mode feedback loop shown in Fig. 12.23 is approximately equal to β_P . To determine the loop gain, connect both input terminals to ground. Break the loop at the input to the $Q_8 Q_9$ current mirror, connecting the $Q_1 Q_2$ collectors to signal ground. (This is because the original resistance between the collectors and ground is r_{e8} , which is small.) Apply a test current I_r to Q_8 and determine the returned current I_r in the common collectors' connection to ground, then find the loop gain as $-I_r/I_t$. Assume that r_R of Q_t to Q_8 is much lower than R_0 and that β_8 , $\beta_P \gg 1$
- 12.49 An alternative approach to that presented in Example 12.4 for determining the CMRR of the 741 input stage is investigated in this problem. Rather than performing the analysis on the closed loop shown in Fig. 12.23, we observe that the negative feedback increases the resistance at node Y by the amount of negative feedback. Thus, we can break the loop at Y and connect a resistance $R_f = (1 + A\beta)R_c$ between the common base connection of $Q_3 Q_4$ and ground. We can then determine the current i and G_{mem} . Using the fact that the loop gain is approximately equal to β_P (Problem 12.48) show that this approach yields an identical result to that found in Example 12.4
- 12.50 Consider a variation on the design of the 741 second stage in which $R_8 = 50 \Omega$ What R_2 and G_{m2} correspond?
- 12.51 In the analysis of the 741 second stage, note that R_{aq} is affected most strongly by the low value of R_{AB} . Consider the effect of placing appropriate resistors in the emitters of Q_{12} , Q_{134} , and Q_{138} on this value. What resistor in the emitter of Q_{138} would be required to make R_{a138} equal to R_{a17} and thus R_{a2} half as great? What resistors in each of the other emitters would be required?
- **12.52** For a 741 employing ± 5 -V supplies, $|V_{BE}| = 0.6$ V and $|V_{CENT}| = 0.2$ V, find the output voltage limits that apply.
- **D 12.53** Consider an alternative to the present 741 output stage in which Q_{23} is not used, that is, in which its base and emitter are joined. Reevaluate the reflection of $R_1 = 2 \text{ k}\Omega$ to the collector of Q_{12} . What does A_2 become?

- 12.54 Consider the positive current-limiting circuit involving Q_{14} , Q_{15} , and R_6 . Find the current in R_6 at which the collector current of Q_{15} equals the current available from Q_{14} (180 μ A) minus the base current of Q_{14} (You need to perform a couple of iterations.)
- **D 12.55** Consider the 741 sinking-current limit involving R_2 , Q_{21} , Q_{22} , R_{11} , and Q_{22} . For what current through R_2 is the current in Q_{22} equal to the maximum current available from the input stage (i.e., the current in Q_8)? What simple change would you make to reduce this current limit to 10 mA^9

Section 12.6: Gain, Frequency Response, and Slew Rate of the 741

- 12.56 Using the data provided in Eq. (12.112) (alone) for the overall gain of the 741 with a 2-k Ω load, and realizing the significance of the factor 0.97 in relation to the load, calculate the open-circuit voltage gain, the output resistance, and the gain with a load of 200 Ω
- 12.57 A 741 op amp has a phase margin of 75° If the excess phase shift is due to a second single pole, what is the frequency of this pole?
- 12.58 A 741 op amp has a phase margin of 75°. If the op amp has nearly coincident second and third poles, what is their frequency?
- **D** *12.59 For a modified 741 whose second pole is at 5 MHz, what dominant-pole frequency is required for 80° phase margin with a closed-loop gain of 100? Assuming C_c continues to control the dominant pole, what value of C_c would be required?
- 12.60 An internally compensated op amp having an f_i of 10 MHz and dc gain of 10° utilizes Miller compensation around an inverting amplifier stage with a gain of -1000 If space exists for at most a 50-pF capacitor, what resistance level must be reached at the input of the Miller amplifier for compensation to be possible?
- 12.61 Consider the integrator op-amp model shown in Fig. 12.33 For $G_{mi} = 5$ mA/V, $C_C = 100$ pF, and a resistance of 2×10^{7} Ω shunting C_C , sketch and label a Bode plot for the magnitude of the open-loop gain. If G_{mi} is related to the first-stage bias current as $G_{mi} = H2V_T$, find the slew rate of this op amp.
- 12.62 For an amphifier with a slew rate of 10 V/µs, what is the full-power bandwidth for outputs of ±10 V? What unity-gain bandwidth, \alpha_i, would you expect if the topology was similar to that of the 741?




Figure P12.63

- **D** *12.63 Figure P12.63 shows a circuit suitable for opamp applications. For all transistors $\beta = 100$, $V_{gg} = 0.7$ V, and $r_{g} = \infty$.
- (a) For inputs grounded and output held at 0 V (by negative feedback) find the collector currents of all transistors. Neglect base currents.
- (b) Calculate the input resistance.
- (c) Calculate the gain of the amplifier with a load of $5 \text{ k}\Omega$
- (d) With load as in (c) calculate the value of the capacitor C required for a 3-dB frequency of 100 Hz.

Section 12.7: Modern Techniques for the Design of BJT Op Amps

Unless otherwise specified, for the problems in this section assume $\beta_N = 40$, $\beta_P = 10$, $V_{An} = 30$ V, $|V_{Ap}| = 20$ V, $|V_{BE}| = 0.7$ V, $|V_{CESSR}| = 0.1$ V.

- **D** 12.64 Design the circuit in Fig. 12.38 to generate a current $I = 6 \mu A$. Utilize transistors Q_1 and Q_2 having areas in a ratio of 1:4. Assume that Q_3 and Q_4 are matched and design for a 0.2-V drop across each of R_3 and R_4 . Specify the values of R_2 , R_3 , and R_4 . Ignore base currents.
- **D 12.65** Consider the circuit of Fig. 12.38 for the case designed in Exercise 12.28, namely, $I=10~\mu\text{A}$, $I_{52}/I_{51}=2$, $R_2=1.73~\text{k}\Omega$, $R_3=R_4=20~\text{k}\Omega$. Augment the circuit with *npn* transistors Q_4 and Q_6 with emitters connected to ground and bases connected to $V_{\text{BIAS}1}$, to

generate constant currents of 10 μ A and 40 μ A, respectively. What should the emitter areas of Q_5 and Q_6 be relative to that of Q_1 ? What value of a resistance R_6 will, when connected in the emitter of Q_6 , reduce the current generated by Q_6 to 10 μ A? Assuming that the $V_{\rm BIAST}$ line has a low incremental resistance to ground, find the output resistance of current source Q_5 and of current source Q_6 with R_5 connected. Ignore base currents.

- **D 12.66** (a) Find the input common-mode range of the circuit in Fig. 12.40(a). Let $V_{CC} = 3 \text{ V}$ and $V_{BIAS} = 2.3 \text{ V}$
- (b) Give the complementary version of the circuit in Fig. 12.40(a), that is, the one in which the differential pair is rpn. For the same conditions as in (a), what is the input common mode range?
- 12.67 For the circuit in Fig. 12.40(b), let $V_{CC} = 3 \text{ V}$, $V_{\text{BIAS}} = 2.3 \text{ V}$, $I = 20 \,\mu\text{A}$, and $R_C = 20 \,k\Omega$. Find the input common-mode range and the differential voltage gain v_o/v_{td} . Neglect base currents.
- 12.68 For the current in Fig. 1241, et $I_{\rm c} = 3.5$ $V_{\rm BIAS} = 0.7$ V, and $I_{\rm Cd} = 10$ μ A. Find $R_{\rm C}$ the results a differential gain of 10 V/V. What is the input contral mode range and the input differential resistance lights base currents except when calculating $R_{\rm cd}$.
- 12.69 It is required to find the input resis ance it at the voltage gain of the input stage shown in Fig. 12.7. $V_{ICM} \leq 0.8$ V so that the $Q_3 Q_4$ pair is off. Assume the

 Q_s supplies 6 μ A, that each of Q_2 to Q_{10} is biased at 6 μ A, and that all four cascode transistors are operating in the active mode. The input resistance of the second stage of the oplamp is 1.3 MΩ. The emitter degeneration resistances are $R_7 = R_8 = 22$ kΩ, and $R_9 = R_{10} = 33$ kΩ. [Hint: Refer to Fig. 12.43.]

D 12.70 Consider the equivalent half-circuit shown in Fig. 12.43. Assume that in the original circuit, Q_1 is biased at a current I, Q_7 and Q_9 are biased at 2!, the do voltage drop across R_7 is 0.2 V, and the do voltage drop across R_9 is 0.3 V. Find the open-circuit voltage gain (i.e., the voltage gain for $R_I = \infty$). Also find the output resistance in terms of I. Now with R_I connected, find the voltage gain in terms of I. For $R_1 = 2 \text{ M}\Omega$, find I that will result in the voltage gains of 160 V/V and 320 V/V.

*12.71 (a) For the curcuit in Fig. 12.44, show that the loop gain of the common mode feedback loop is

$$A\beta \simeq \frac{R_{o0} \parallel R_{e}}{r_{ej} + R_{+}}$$

Recall that the CMF circuit realizes the transfer characteristic $V_B = V_{CM} + 0.4$. Ignore the loading effect of the CMF circuit on the collectors of the cascode transistors

(b) For the values in Example 12.6, calculate the loop gain $A\beta$.

c) In Example 12.6, we found that with the CMF absent, a current mismatch $\Delta i = 0.3 \, \mu A$ gives rise to $\Delta V_{CM} = 2.5 \, V$. Now, with the CMF present, use the value of loop gain found in (b) to calculate the expected ΔV_{CM} and compare to the value found by a different approach in Example 12.5. [Hint: Recall that negative feedback reduces change by a factor equal to (1 + AB).]

12.72 The output stage in Fig. 12.46 operates at a quiescent current I_Q of 0.4 mA. The maximum current I_I that the stage can provide in either direction is 10 mA. Also, the output stage

is equipped with a feedback c-reuit that maintains a minimum current of $I_{\rm Q}/2$ in the mactive output transistor.

(a) What is the allowable range of no?

(b) For $t_1 = 0$, what is the output resistance of the op amp? (c) If the open-loop gain of the op amp is 100,000 V/V, find the closed-loop output resistance obtained when the op amp is connected in the unity-gain voltage follower configuration, with $t_1 = 0$,

(d) If the op amp is sourcing a load current $i_l = 10$ mA, find i_R , i_N , and the open-loop output resistance.

(e) Repeat (d) for the case of the open-loop op amp sinking a load current of 10 mA

12.73 It is required to derive the expressions in Eqs. (12.132) and (12.133). Toward that end, first find v_{B7} in terms of v_{BFA} and hence t_N . Then find v_{B6} in terms of i_P . For the latter purpose note that Q_4 measures v_{FBF} and develops a current $i_4 = (v_{LBP} - v_{EB4})/R_4$. This current is supplied to the series connection of Q_5 and R_5 , where $R_5 = R_4$. In the expression you obtain for v_{Bh} , use the relationship

$$\frac{I_{SP}}{I_{S4}} = \frac{I_{SN}}{I_{S5}}$$

to express v_{B6} in terms of t_P and I_{SN} . Now with v_{B6} and v_{B7} determined, find t_{C6} and t_{C7} .

12.74 It is required to derive the expression for v_E in Eq. (12.134). Toward that end, note from the circuit in Fig. 12.48 that $v_E = v_{EB7} + v_{REV}$ and note that Q_V conducts a current I_N and Q_T conducts a current I_{C7} given by Eq. (12.133).

D 12.75 For the output stage in Fig. 12.48, find the current I_{RFF} that results in a quiescent current $I_Q = 0.36$ mA. Assume that $I = 10 \mu A$, Q_k has eight times the area of Q_{10} , and Q_7 has four times the area of Q_{11} . What is the minimum current in Q_x and Q_p ?

PART III

Digital Integrated Circuits

here are two indisputable facts about digital systems. They have dramatically changed our lives, and the digital revolution is driven by microelectronics.

Evidence of the pervasiveness and influence of digital systems can be found by thinking of what we do in our daily I ves. Digital circuits exist in almost every electrical appliance we use in our homes, in the vehicles and transportation systems we use to travel, in the telephones and, most operally, the cell phones we use to communicate; in the medical equipment needed to care for our health, in the computers we use to do our work, and in the audio and video systems and the racio and TV sets we use to entertain ourselves. Indeed, it is very difficult to conceive of modern life without cigital systems, none of which would have been possible without microelectronics.

Although the idea of a digital computing machine was conceived as early as the 1830s, early implementations were very cumbersome and expensive mechanical devices. The first serious computers using vacuum tubes appeared in the 1930s and 1940s. These early computers used thou sands of tubes and were housed literally in many rooms. Their fundamental limitation was of

reliability vacuum tubes had a finite life and needed large amounts of power. Had it not been for the invention of the transistor in 1947 ushering in the era of solid-state electronics digital computers would have remained specialized machines used primarily in military and scientific applications.

By the mid 1950s, the first digital logic gates made of discrete bipolar transistors be came commercially available. The invention of the integrated circuit in the late 1950s was also key, leading to the first digital IC in the early 1960s. Early digital ICs were made of bipolar transistors, with the most successful logic circuit family of this type being transistor transistor logic (or ITL), which dominated digital circuit design, until the early 1980s.

Bipolar was replaced by NMOS, and NMOS by CMOS, again predominantly because of power dissipation and the need to pack more and more transistors on each IC chip Bearing out Moore's law, which predicted in 1968 that IC chips would double the number of their transistors every two to three years (see Section 13.5) id gital ICs have grown from a few transistors to 2.3 billion devices and to memory chips with 4 Gbit capacity

Part III aims to provide a brief but nonetheless comprehensive and sufficiently detailed exposure to digital IC design. Our treatment is almost self-contained, requiring for the most part only a thorough understanding of the MOSFET material presented in Chapter 5. Thus Part III can be studied right after Chapter 5. The only exceptions to this are the last two sections in Chapter 14, which require knowledge of the BJT (Chapter 6). Also, knowledge of the MOSFET internal capacitances (Section 9.2.2) will be needed

Chapter 13 is the cornerstone of Part III. It provides an introduction to digital circuits and then concentrates on the bread and-butter topic of digital IC design, the CMOS inverter and logic gates. Today, CMOS represents 98% of newly designed digital systems. The material in Chapter 13 is the minimum needed to earn something meaningful about digital circuits; it is a must study!

Chapter 14 builds on the foundation established in Chapter 13 and introduces three important types of MOS logic circuits and a sign ficant family of bipolar logic circuits. The chapter concludes with an interesting digital circuit technology that attempts to combine the best of bipolar and CMOS: BICMOS.

Digital circuits can be broadly divided into logic and memory circuits. The latter is the subject of Chapter 15.

CHAPTER 13

CMOS Digital Logic Circuits

Introduction 1061

- 13.1 Digital Logic Inverters 1062
- 13.2 The CMOS Inverter 1089
- 13.3 Dynamic Operation of the CMOS Inverter 1098

- 13.4 CMOS Logic-Gate Circuits 1110
- 13.5 Implications of Technology Scaung
 Issues in Deep-Submicron Design 11

Summary 1132

Problems 1134

IN THIS CHAPTER YOU WILL LEARN

- 1. How the operation of the basic element in digital circuits, the logic inverter, is characterized by such parameters as noise margins propagation delay and power dissipation, and how it is implemented by using one of three possible arrangements of voitage-controlled switches (transistors).
- 2. That the three most significant metrics in digital iC design are speed of operation power dissipation and silicon area and that each design is in effect a trade-off among the three metrics.
- 3. How and why CMOS has become the dominant technology for digital iC design.
- 4. The structure icircuit operation istatic and dynamic performance analysis, and the design of the CMOS inverter
- 5. The synthesis and design optimization of CMOS logic circuits
- 6. The implications of technology scaling. Moore's law, over 40 years and continuing and some of the current challenges in the design of deep-submicron ($L < 0.25 \,\mu\text{m}$) circuits

Introduction

This chapter does three things. It introduces the basic element of digital circuits, the logic inverter, it presents a relatively detailed study of the CMOS inverter and of CMOS logic circuit design, and it provides a perspective on the astounding phenomenon of technology scaling (Moore's law) and the opportunities and challenges of deep-submicron ($I < 0.25~\mu m$) IC design.

Our study of the inverter in Section 13.1 provides the foundation for the study of digital electronics in the remainder of the chapter and in the next two chapters. Without getting into circuit implementation detail, Section 13.1 introduces all the parameters and metrics used in digital IC design. As well, it provides an overview of digital IC technologies and logic-circuit families. In this way, it provides the basis for appreciating how and why CMOS has emerged the dominant technology in digital IC design. The section concludes with a discussion of the various styles of digital system design, from small-scale and medium-scale integrated-circuit. (SSI and MSI) packages assembled on printed-circuit boards to systems assembled using very-large-scale integrated (VLSI) circuits such as microprocessors, memory, and custom and semicustom ICs.

Sections 13.2 and 13.3 provide a comprehensive and thorough study of the CM K inverter. Section 13.4 but ds on this material and presents the basic CMOS logic-gule in curts as well as a general approach for the CMOS implementation of arbitrary logic for tions. We also consider the design optimization of the resulting circuits.

Ine chapter concludes with a retrospective and a prospective look at Moore's law and a technology scaling that has continued over the last 40 years and shows no signs of stopp. This leads naturally to a discussion of the phenomena that take place in deep-submic ($L < 0.25~\mu m$) MOSELTs and how to modify the model we studied in Chapter 8 to the account of these phenomena. This section should serve as a bridge between this introduct a course and more advanced study of digital IC design.

Inis chapter provides a self-contained study of CMOS logic circuits, the bread and bull of digital IC design. We will build on this foundation in our study of the more specialized topics in the next two chapters.

13.1 Digital Logic Inverters

The logic inverter is the most basic element in digital circuit design at plays a tole parale to that of the amplifier in analog circuits. In this section we provide an introduction to the logic inverter and to digital circuit design.

13.1.1 Function of the Inverter

As its name implies, the logic inverter inverts the logic value of its input signal. Thus, for a logic-0 input, the output will be a logic 1, and vice versa. In terms of voltage levels tensive the inverter shown in block form in Fig. 13.1. Its implementation will ensure that when sow (close to 0.V.), the output (), will be high (close to 1.77), and vice versa.

13 1.2 The Voltage-Transfer Characteristic (VTC)

To quantify the operation of the inverter, we utilize its voltage-transfer characteristic (VIC). We have already introduced the concept of the VTC and utilized it to characterize the ipostion of basic MOSEET amplifiers in Section 5.4.2. Figure 13.2 shows such a circuit together with its VIC. Observe that the circuit in fact implements the inverter function for a logic-0 input, τ_0 is close to 0.0 and specifically lower than the MOSEET thres to d voltage V_0 , the transistor will be off, $V_0 = 0$, and $V_0 = V_{00}$, which is a logic 1. For a logic-1 and $V_0 = V_{00}$, the transistor will be conducting at d operating in the triode region (at point D if the VTC), and the output voltage will be low (logic 0).




Figure 13.1 A logic inverter operating from a dc supply $V_{DD'}$




Figure 13.2. The simple resistively leaded MOS amportations be used as a logic inverter when operated in cut-off $\{v_I < V_{in}\}$ and in triode $\{v_I > V_{IC}\}$. The output high level is V_{0D} and the low level is V

Thus to use this amplifier as a logic inverter, we ctilize as extreme regions of operation This is exactly the opposite to its use as a signal amplifier, where it would be biased at the middle of the transfer characteristic segment BC and the signal kept small enough to restrict operation to a short, amiest I near segment of the transfer curve. Digital applications, on the other hand, make use of the gross nonlinearity exhibited by the VIC

With these observations in mind, we show in Fig. 13.3 a possible VTC of a logic inverter For simplicity, we are using three straight hies to approximate the VIC, which is usually a nonlinear curve such as that in Fig. 13.2. Observe that the output high level, denoted 1,7 does not depend on the exact value of v_i as long as v_i does not exceed the value labeled V_i . when exceeds I, the output decreases and the inverter enters its amplifier region of




Figure 13/3 Achape in usler character stic of an inverter. The VIC is approximated by three straight line segments. Note the four parameters of the VTC (1000), and 100 and their use in determining the no se margins (A.M. and A.M.)

operation, also called the **transition region**. It follows that V is an important parameter the inverter VIC. It is the maximum value that v can have while being interpreted by any inverter as representing a logic θ .

Similarly, we observe that the output low level, denoted V_{ij} , does not depend on the exact value of i as long as a does not tall be own i. Thus V_{ij} is an important parameter, the inverter VTC. It is the nanimum value that i can have white heavy interpreted by inverter as representing a logic I.

13.1.3 Noise Margins

The insensitivity of the inverter output to the exact value of a within allowed regions is great advantage that digital circuits have over analog circuits. To quantify this insensitive property, consider the situation that occurs often in a digital system where an inverter or a logic gate based on the inverter circuit is driving another similar inverter, as shown in Fig. 13.4.

Here we assume that a noise or interference signal $\sqrt{18}$ somehow coupled to the interconnection between the output of inverter G_1 and the input of inverter G_2 with the result that the input of G_2 becomes

$$v_{I2} = v_{O1} + v_{N} \tag{[3.1]}$$

where the noise voltage $|\cdot|$, can be either positive or negative. Now consider the case $|\cdot|_{U_{0}} = |\cdot|_{U_{0}}$, that is, inverter $|\cdot|_{U_{0}}$ is driven by a logic-0 signal. Reference to Fig. 13.3 microtes that in this case $|\cdot|_{U_{0}}$ will continue to function properly as long as its input $|\cdot|_{U_{0}}$ desired exceed $|\cdot|_{U_{0}}$. Equation (13.4) then indicates that $|\cdot|_{U_{0}}$ can be as high as $|\cdot|_{U_{0}}$ while $|\cdot|_{U_{0}}$ timues to function properly. Thus, we can say that inverter $|\cdot|_{U_{0}}$ has a noise margin for low input, $|\cdot|_{U_{0}}$, of

$$NM_L = V_{IL} - V_{OL} \tag{13.2}$$

Similarly, if $f_{ij} = f_{ijj}$, the driven inverter G_{ij} will continue to see a high input as long as f_{ij} does not fall be ow f_{ij} . Thus, in the high-input state, inverter G_{ij} can tolerate a negative f_{ij} of magnitude as high as $f_{ij} \to f_{ij}$. We can thus state that G_{ij} has a high-input noise margin, $NM_{H_{ij}}$ of

$$NM_H = V_{OR} - V_{IH} \tag{13.3}$$

In summary, four parameters, I_{DB} , I_{DD} , I_{DD} and I_{DD} define the VIC of an inverter of determine its noise margins, which in turn in easure the ability of the inverter to tolerate




Figure 13.4 Neise veltage x is outled to the interconnection be ween the output of inverter G, and G input of inverter G_y .

Output low level

t ; Output high level

 V_a : Maximum value of input interpreted by the inverter as a logic 0

Minimum value of input interpreted by the inverter as a logic 1

 M_{ij} Noise margin for low input $= V_{ij} - V_{ij}$

 NM_{hr} Noise margin for high input = $V_{cm} - V_{mr}$

variations in the input signal levers. It this regard observe that changes in the input's gual level with in the noise margins are released by the inverter. Thus noise is not allowed to propage te further through the system, a definite advantage of digital over analog, it unts. Alternatively, we can thris of the inverter as restoring the signal levels to standard violes (1 - ind) = 1 even when it is presented with corrupted input agral levels (within the noise margins). As a summary, usel if for furtire reference, we present a listing and definitions of the important parameters of the inverter VTC in Table 13.1.

The formal definitions of the threshold voltages V_{IL} and V_{IH} are given in Fig. 13.5. Observe that I_{\perp} and I_{\perp} , are defined as he VIC points at which the stope is I_{\perp} V. As a exceeds I_{\perp} , the magnitude of the inverter gain increases and the VIC enters its transition region. Similarly, as that is be ow I_{\perp} , the inverter enters the transition region and the magnitude of the gain increases. I have note that Fig. 13.5 shows the definition of another important point on the VTC; this is point M at which $m_0 = v_p$. Point M is loosely considered to be the number of the VTC and thus the point of which the m_0 of m_0 state to the other. Point M plays an important role in the definition of the time felay of the inverter, as we shall see shortly.




Figure 13.5. Expicit voltage transfer characterists, (VEC) of a logic inverter, illustrating the definition of the critical points.

13.1.4 The Ideal VTC

The question naturally arises as to what constitutes an ideal VTC for an inverter. The answer to lows directly from the preceding discussion. An ideal VIC is one that maximizes the output signal swing and the noise margins. For an inverter operated from a power supply V_{nD} maximum signal swing is obtained when

$$V_{OH} = V_{DD}$$

and

$$V_{OL} = 0$$

To obtain maximum noise margins, we first arrange for the transition region to be mad, as narrow as possible and ideally of zero width. Then, the two noise margins are equal t cd t arranging for the transition from high to low to occur at the midpoint of the power supply that is, at $V_{DD}/2$. The result is the VTC shown in Fig. 13.6, for which

$$V_{tL} = V_{dt} = V_M = V_{DD}/2$$

Observe that the sharp transition at $V_{ij} = 2$ is dicates that if the inverter were to be used as an amplifier, its gain would be infinite. Again we point out that while the analog designers interest would be focused on the transition region of the VTC, the digital designer would prefer the transition region to be as narrow as possible, as is the case in the ideal VTC of he is 3.6.1 hally, we will see in Section 13.2 that inverters implemented using CMOS technology come very close to realizing the ideal VTC.

13.1.5 Inverter Implementation

Inverters are implemented using transistors (Chapters 5 and 6) operating as voltage-controlled switches. The simplest inverter implementation is shown in Fig. 13.7(a). The switch is




Figure 13.6 The VTC of an ideal inverter.




Figure 13.7 (a) The simplest minterioritation of a notice month is not a voltize-controlled switch (b) equivalent circuit when v, is low. (c) equivalent circuit when is high. Note that the switch is assumed to close when v/18 high

controlled by the inverter input voltage: When v_I is low, the switch will be open and $v_O = V_{DD^*}$ since no current flows through R. When v_i is high, the switch will be closed and, assuming an ideal switch, v_0 will be 0

Transistor switches, however as we know from Chapters 5 and 6 are not perfect Although their off resistances are very high and thus a repen switch closely approximates an open circuit, the "en switch has a finite el sure or "on" resistance, R. The result is that when its high, the inverter has the equivalent circ nt shown in Fig. 13.7(2), from which E. can be found.1

$$V_{OL} = V_{DD} \frac{R_{\rm en}}{R + R_{\rm on}}$$

We observe that the circuit in Fig. 13.2(a) is a direct implementation of the inverter in Fig. 13.7 In this case, R_{co} is equal to r_{co} of the MOSr E evaluated at its operating point in the triode region with $V_{GS} = V_{DD}$.

D13.1 Design the inverter in Fig. 13.2(a) to provide $V_{co.} = 0.1 \text{ V}$ and to draw a supply current of 50 μ A in the low cutput state. Let the transistor be specified to have $V_{\rm c}=0.5~{\rm V},~\mu_{\rm n}C_{\rm c}=125~{\rm \mu A}~{\rm V}$, and z=0. The power sipply $I_{++}=2.5$ \ Specify the required values of R/I and R_{+} . How much power is drawn from V_{DD} when the switch is open? Closed? Hint. Recall that for small v_{DS} ,

If a BIT is used to implement the switch in Fig. 13.7(a), its equivalent circuit in the closed position helides in addition to the resistance $R_{ij} = R_{ij}$, an itisely of tage of about f(-mV) to f(0) mV (see ing 6 19c). We shall not pursue this subject any further here since the relatively long delay time needed to turn off a saturated BTI has caused the use of BTI switches, perated is saturation to all our disappear from the digital IC world.

$$r_{OS} = 1 / \left[(\mu_n C_{ox}) \left(\frac{W}{L} \right) (V_{GS} - V_i) \right]$$

Ans. 2: 48 kΩ: 0: 125 μW

More elaborate amplementations of the logic inverte exist, and we show two mining 3.8 stable and 3.9. The circuit in Fig. 1.8 stable utilizes a pair of complementary switches the "pull-up" (Pt) switch connects the output node to ground. When this low, the Pt switch all is closed and the PD switch open, resulting in the equivalent circuit of Fig. 13.8 (b) to observe that in this case R of Pt connects the output of t this establishing t the observe that no current flows and this no power is dissipited in the circuit Next. The raised to the logic level, the Pt switch will open while the PD switch will close results to ground, thus establishing t to Here again no current flows, and no power is dissipited. The superior tylef this inverter implementation cover that using the single put does switch and a resistor (known as a pull-up resistor) should be obvious. With t the signal swing is at its maxim impossible, and the power dissipation of zero t both states. This ere inthe constitutes the basis of the CMOS inverter that we will stady a Section 13.3.

I hally, consider the inverter implementation of Fig. 13.9. Here a double throw switch used as steer the constant current $I_{i,j}$ into one of two resistors connected to the pisting supply $I_{i,j}$. The reader is urged to show that it a high in results in the switch being connected to $R_{i,j}$, then a logic inversion function is realized at in Note that the cutput indice is independent of the switch resistance. This current steeping of invention of opic arrangements the basis of the fastest available digital logic circuits, called emitter-coupled logic $I_{i,j}$ which we shall study in Section 14.4. In fact, $I_{i,j}$ is the only BIT legic circuit type that is currently enabled in new designs and the only one studied in this book.




Figure 13.8. Valore enhance in prementation of the logic inverter utilizing two compensations. This is the basis of the CMOS invertes that we shall study in Section 13.2.




Figure 13.9 Another inverter implementation unlizh at the steethew switch to steet the constant current . IR tailed is high or R owher its own I saisth. The elite entity out to one burnshaded in Chapter 14

I STREET, STRE


13.2 For the current-steering circuit it Fig. 13.9, let $V_{CC} = 5 \text{ V}$, $I_{EF} = 1 \text{ mA}$, and $R_{C1} = R_{C2} = 2 \text{ k}\Omega$ What are the high and low logic levels obtained at the outputs? Ans. Von SVI 3V

Example 13.1 Resistively Loaded MOS Inverter

For the simple MOS inverter in Fig. 13.2(a):

- a) Derive expressions for Um Unit , William For simplicity, legled characterists modulation (i.e., assume 2 = 0). Show that these inverter parameters can be expressed interins of I, in I, ... and $(k_i R_D)$. The latter parameter has the dimension of V_i , and to simplify the expressions, denote $k_n R_D \equiv 1/V_x$
- b) Show that I can be used as a design parameter for the inverter circuit. It particular find the value of V_x that results in $V_M = V_{DD}/2$
- c) Find numerical values for all parameters and for the inverter noise margins for $V_D = 1.8 \text{ V}$. $V_t = 0.5 \text{ V}$, and V_s set to the value found in (b).
- (d) For $k_0 = 300 \,\mu\rm A/V$ and $3/\ell = 1.5$, find the required value of R_0 and use it to determine the average power dissipated in the inverter assuming that the inverter spends half of the time in each of its two states.
- (e) Comment on the characteristics of this inverter circuit vis-à-vis the ideal characteristics as well as on its suitability for implementation in integrated-circust form.

Example 13.1 continued






Figure 13.10. The resistively loader NOS inverter and its VTC (Example 13.1)

Solution

(a) Refer to E.g. 13.10. For $\gamma_i \in V$, the MOSEELT is off, $r_{ij} = 0$, and $r_{ij} = V_{OC}$. Thus

$$V_{OH} = V_{DD} \tag{13.4}$$

As r_{ij} exceeds I_{ij} , the MOSFFT turns on and operates initially in the saturation region. Assuming $\lambda=0$,

$$i_D = \frac{1}{2}k_n(v_I - V_i)^2 R_D$$

and

$$v_{O} = V_{DD} - R_{D}I_{D} = V_{DD} - \frac{1}{2}k_{n}R_{D}(v_{j} - V_{i})^{2}$$

substituting $k_i R_{ij} \approx 1/4$, the BC segment of the VTC is described by

$$v_O = V_{DD} - \frac{1}{2V_i} (v_i - V_i)^2 \tag{135}$$

To determine V_{IL} , we differentiate Eq. (13.5) and set $dv_O/dv_I=-1$.

$$\frac{dc_{ij}}{dc_{i}} = \frac{1}{c_{i}}(c_{ij} - V_{i})$$

$$1 = \frac{1}{1}(V_{ij} - V_{i})$$

which results in

$$V_{II} = V_I + V_X \tag{13.6}$$

To determine the coordinates of the midpoint M, we substitute $\gamma_i = \gamma_i = V_M$ in Eq. (13.5), thus

$$V_{DD} - V_M = \frac{1}{2V_x} (V_M - V_t)^2 \tag{13.7}$$

which can be solved to obtain

$$I_{\infty} = I_{1} + \sqrt{2}(1 - I_{1})I_{1} + I_{2}^{2} - I_{1}, \tag{13.8}$$

The boundary of the saturation-region segment BC, point C, is determined by substituting $v_{ij} = v_{ij} - V_{ij}$ in Eq. (13.5) and solving for v_o to obtain

$$V_{OC} = \sqrt{2V_{DD}V_x + V_x^2 - V_x} \tag{13.9}$$

and

$$V_{IC} = V_I + \sqrt{2V_{DD}V_x + V_x^2} - V_x \tag{13.10}$$

Beyond point C, the transistor operates in the triode region, thus

$$i_D = k_n \left[(v_I - V_i) v_O - \frac{1}{2} v_O^2 \right]$$

and the output voltage is obtained as

$$v_O = V_{DD} - \frac{1}{V_i} \left[(v_l - V_t) v_O - \frac{1}{2} \right]$$
 (13.11)

which describes the segment CD of the VTC. To determine $V_{H^{\prime}}$ we differentiate Eq. (13.11) and set $J_{ij} = J_{ij}$

$$\frac{d}{dt} = \frac{1}{T_{t}} \left(-1 \right) \frac{d_{t}}{d_{t}} + \dots + \frac{d_{t}}{d_{t}}$$

$$= \frac{1}{T_{t}} \left((1 + 1) + 2 \right) \frac{1}{T_{t}}$$

which esalts in

$$V_H = V_1 + 2 V_2 + V_3$$
 (13.12)

Substituting in Eq. (13.1) for π , with the value of Γ_{in} from Eq. (13.12) results in an equation in the value of $\frac{1}{2}$ corresponding to $\frac{1}{2}$ = V_{II} , which can be solved to yield

$$||\cdot||_{C^{1}} = (8.6\sqrt{1/y^{3}})$$
 (13.13)

which can be substituted in Eq. (13-12) to obtain

$$|V_{ij}| = |V_i + 1.63\sqrt{V_{ij}}|V_i - V_i| \tag{13.14}$$

Example 13.1 continued

To determine V_{OL} we substitute $v_I = V_{OH} = V_{DD}$ in Eq. (13.11):

$$V_{OL} = V_{DD} - \frac{1}{V_{\tau}} \left[(V_{DD} - V_t) V_{OL} - \frac{1}{2} V_{OI}^2 \right]$$
 (13.15)

Since we expect U_{ij} to be much smaller than $2(U_{ij}, U_i)$, we can approximate Eq. (13.15) as

$$V_{OL} \simeq V_{DD} - \frac{1}{V_c} (V_{DD} - V_c) V_{OL}$$

which results in

$$V_{OL} = \frac{V_{DD}}{1 + [(V_{DD} - V_t) / V_x]}$$
 (13.16)

It is interesting to note that the value of I, can alternatively be found by notine that at point D in MOSFET switch has a closure resistance r_{DS} .

$$r_{DS} = \frac{1}{k_n(V_{DD} - V_r)} \tag{13.17}$$

and T_{ij} can be obtained from the voltage divider formed by R_{Ij} and T_{ij}

$$1_{-t} = 1_{Dt} \frac{r_{DS}}{R_{t} + r_{-t}} = \frac{V_{DD}}{1 + R_{-t}/r_{-t}}$$
 (13.18)

Substituting for r_D , from Eq. (13.17) gives in expression for V_D , identical to that in Eq. (13.16)

(b) We observe that all the inverter parameters derived above are functions of F_{ij} . F_{ij} and F_{ij} and F_{ij} are determined by the process technology, the only design parameter available is $F_{ij} = F_{ij} = F_{$

$$V_{DD} = \frac{(V_{DD}/2 - V_i)^2}{V_{DD}} \tag{13.19}$$

(c) For $V_{DD} = 1.8 \text{ V}$ and $V_i = 0.5$, we use Eq. (13.19) to obtain

$$|V_x|_{V_M = 0.9 \text{ V}} = \frac{(1.8/2 - (.5)^2)}{1.8} = 0.089 \text{ V}$$

From Eq. (13.4):

$$V_{\rm OH} = 1.8 \text{ V}$$

From Eq. (13.16):

$$V_{OI} = 0.12 \text{ V}$$

From Eq. (13.6):

$$V_{ii} = 0.59 \text{ V}$$

From Eq. (13.14):

$$V_{III} = 1.06 \text{ V}$$

$$NM_t = V_{IL} - V_{OI} = 0.47 \text{ V}$$

$$NM_{H} = V_{OH} - V_{IH} = 0.74 \text{ V}$$

(d) To determine P_{ij} , we use

$$k_i R_{Ii} = \frac{1}{k_i} = \frac{1}{\sqrt{080}} = 11.24$$

Thus

$$R_D = \frac{11.24}{k_n^2 (W/L)} = \frac{11.24}{300 \times 10^{-6} \times 1.5} = 25 \text{ k}\Omega$$

The inverter dissipates persent an active sulput is low an which case the current drawn from the supply is

$$I_{DD} = \frac{V_{DD} - V_{GL}}{R_D} = \frac{1.8 - 0.12}{25 \text{ k}\Omega} = 67 \text{ } \mu\text{A}$$

and the power drawn from the supply during the low-output interval is

$$P_D = V_{DD}I_{DD} = 1.8 \times 67 = 121 \,\mu\text{W}$$

Since the inverter spends half of the time in this state.

$$P_{Daverage} = \frac{1}{2}P_D = 60.5 \,\mu\text{W}$$

- (e) We now can make a few confinents on the Haracteristics of this inverter circuit in comparison to the ideal characteristics
- The natput signal swarg though not equal to the full power supply, is reasonably good $V_{OH} = 1.8 \text{ V}, V_{OL} = 0.12 \text{ V}$
- The noise margars, though onre isonable values are far from the opinion value of the property of the same of the s particularly the case for NM,
- Most seriously, the gate dissipales a relatively large amount of power. To appreciate this point, consider an IC chip with a million pocitiers, a small number by today's standards). Its power dissipation will be 61 d. This is too large especially given that this is is static power; for related to the switching activity of the gates (more on this later)

We consider this reverte in the non-ation to be entirely unsurable for IC fabrication because each inverter requires a read tesistance of 25 kW, a value that needs a large chip area (see Appendix A). To overcome this problem, we investigate in Example 13.2 the replacement of the passive resistance R_{\perp} with an NMOS transistor

- **D13.3** If an aftempt to reduce the required value of R_0 , to 10 $\times \Omega$, the designer of the inverter in 1×10^{-3} ample 13.1 cocoles to keep the parameter 1 - uncharged but increases B. L. What is the new value required for B. L. 2. Do the noise margins on inje "What does the power dissipation become" **Ans.** 3.75; no, 151 μW
- It an attempt to reduce the required value of R_D to $10~\mathrm{k}\Omega$, the designer of the inverter in Exam-D13.4 ples 13.1 decides o change I, while keeping II. L'unchanged. What new value of I is needed? What do the noise plans have me? What does the power dissipation become? Ans. $V_x = 0.22 \text{ V}$; $NM_L = 0.46 \text{ V}$, $NM_H = 0.49 \text{ V}$; 139 μW

Example 13.2 Improvemental exellinations to

To overcome the problem associated with the need for a large resistance R_I in the credit of Eq. 13-10(a), studied in Example 13..., R_I can be replaced by a MOSrFT. One such possibility is the creat shown in Fig. 13.11(a), where the load is an NMOS transistor Q_I operated in the saturation region by connecting its drain to its gate. Although not shown on the diagram, the body terminal of Q_I is connected to the lowest-voltage node, which is ground.

- (a) Neglecting the body effect in Q_2 and assuming $\lambda_1 = \lambda_2 = 0$, determine the inverter parameters V_{cin}, V_{cin}, I_{di} , V_{Hi} , and V_{ij} . Express the results in terms of V_{ij} , V_{ij} , V_{ij} , V_{ij} , and V_{ij} is a specific form.
- (b) For $V_{DD} = 1.8 \text{ V}$, $V_t = 0.5 \text{ V}$, (W/T) = 5 and $(W/T) = \frac{1}{5}$, find numerical values for all parameters and for the noise margins.
- (c) If $k_n' = 300 \,\mu\,\text{A}^{-1}\text{V}^2$, find the average power dissipated it, the inverter, assuming that it spends half the time in each of its two states.
- (d) Qualitatively describe how the body effect in Q, affects the noise margins
- (e) Comment on the characteristics of this inverter implementation vis a vis the ideal characteristics. How suitable is this circuit for implementation in IC form?




Figure 13.11 (a) Enhancement load MOS inverter, (b) load curve (e) construction ordetermine VTC, (d) the VTC

Solution

the inverter VIC can be determined graphically by superimposing the load curve, which is the $i \sim C$ haracteristic of the diode connected transistor Q, shown in Eq. (3.11 b) on the $i \sim C$ haracteristics of Q. As we have done in the graphical malvis of MOSTET creats in Section 5.4, we shift the road curve horizontally by E_{Q} and flip it around the vertical axis as shown in Fig. 13.11(c). The resulting VTC is shown in Fig. 13.11(d).

For $v_1 < V_{i1}$, Q_1 will be off, which forces the current in Q_2 to be zero. Transis or Q_1 dithough it will be conducting a zero current will have a voltage drop of I_1 . This is a result of its $I_1 > 0$ characteristic shown in Fig. 13. 1(b). Thus the output of ige. I will not reach I_1 , but will be at I_2 , I_2 that is

$$V_{OH} = V_{DD} - V_t \tag{13.2}$$

As v_i exceeds V_{ij} , Q_1 turns on and initially operates in saturation, thus

$$i_{D1} = \frac{1}{2}k_{n1}(v_t - V_{e1})^2$$

Since Q_2 operates in saturation at all times,

$$i_{D2} = \frac{1}{2} k_{n2} (V_{DD} - v_D - V_{r2})^2$$

Equating i_{D1} and i_{D2} and substituting $V_{i1} = V_{i2} = V_i$, and $\sqrt{k_{n1}/k_{n2}} = k_r$, gives

$$v_O = V_{DD} + (k_r - 1)V_t + k_r v_t \tag{13.21}$$

which is the equation for segment BC of the VTC in Fig. 13.11(d). It is interesting to observe that the relationship between v_O and v_I is linear and that the slope of this straight line is -k

Since the slope of the VTC changes from zero to $-k_r$ at point B, it is reasonable to consider point B to be the determinant of V_R ; thus,

$$1 = 1 = 1, \tag{13.22}$$

To obtain V_M we substitute $v_I = v_O = V_M$ in Eq. (13.21); thus,

$$V_M = \frac{1 - (\kappa - 1)4}{k_o + 1} \tag{13.23}$$

We next determine the coordinates of point C a, which Q is the trade region by substituting in Eq. (13.21) $v_Q = v_I - V_i$. The result is

$$V_{T} = \frac{V_{-T} + k V_{T}}{V_{T} + 1}$$
 (3.24)

To see this point more clearly consider the disual situal off of a capacital color, between the output node of the inverter and ground. Assume that initially was high and a was low. Now let go low Q outs off and Q_2 provides a current that charges C_1 up As_{-1} increases, the current provided by Q decreases until Q_2 reaches $P_{DD} = P_{DD}$ at which point the current supplied by Q_2 reaches zero. Thus the charging process terminates and u_Q stabilizes at $V_{DB} = V_{PD}$.

Example 13.2 continued

and

$$F_{ij} = \frac{V_{ij} - V_{ij}}{A_{ij} + 1} \tag{13.23}$$

Comparing Eqs. (13.24) and (13.23), we make the comforting observation that $U_{IC} \to V_{AB}$ confirming our implicit assumption that M lies on the linear segment of the VTC.

For $v_I > V_{IC}$, Q_{\perp} operates in the triode region; thus,

$$i_{D1} = k_{a1} \left[(v_I - V_{i1}) v_O - \frac{1}{2} \right]^2$$

Meanwhile, Q st Hoperates in sat ir ition. Equating their currents results in

$$2k_r^2 \left[(v_i - V_i)v_O - \frac{1}{2}v_O^2 \right] = (V_{DD} - V_i - v_O)^2$$
 (13.26)

Although this equation can be used to determine V_{OL} , the effort involved to do this symbolically storegreat. We will instead find V_{OL} in interiorally V_{OL} , however, can be determined by substituting in Eq. (13.26) $v_I = V_{OH} = V_{OD} - V_t$ and $v_O = V_{OL}$.

$$2k_{e}^{2}\left[\left(V_{DD}-2V_{e}\right)V_{OL}-\frac{1}{2}V_{OL}^{2}\right]=\left(V_{DD}-V_{e}-V_{OL}\right)^{2} \tag{13.27}$$

Since we expect V_{OL} to be much smaller than $2(V_{DD}-2V_t)$ and $(V_{ij}-V_t)$, we can approximate Eq. (13.27) as follows:

$$2k_{c}^{2}(V_{DD}-2V_{c})V_{OL} = (V_{DD}-V_{c})^{2}$$

Thus.

$$V_{OL} = \frac{(V_{DD} - V_i)^2}{2k_r^2(V_{DD} - 2V_i)}$$
(13.28)

We observe that all the inverter parameters are functions of three quantities only V_{AB}/V_{P} , and k_{e} . Since the first two are determined by the process technology, the only design parameter is k_{e} , which determines the steepness of the transition region.

(b) Given $V_{DD} = 1.8 \text{ V. } V_{c} = 0.8 \text{ V. } W_{c} V_{c} = 5$, and (B. $L_{D} = \frac{1}{5}$, we first determine k, as

$$k_r - \sqrt{\frac{k_{n1}}{k_{n2}}} = \sqrt{\frac{(W/L)_1}{(W/I)_2}} = \sqrt{\frac{5}{1/5}} = 3$$

From Eq. (13.20);

 $V_{OH} = 1.3 \text{ V}$

From Eq. (13.28);

 $V_{ot} = 0.04 \text{ V}$

From Eq. (13.22);

 $V_{tt} = 0.5 \text{ V}$

From Eq. (13.23):

 $V_M = 0.63 \text{ V}$

To determine I_{ij} , we utilize Eq. (13.26) together with setting a_{ij} , $a_{ij} = -$ The result is

$$V_{IH} = 0.75 \text{ V}$$

Thus.

$$NM_L = V_{IL} - V_{OL} = 0.5 - 0.04 = 0.46 \text{ V}$$

 $NM_H = V_{OH} - V_{IH} = 1.3 - 0.75 = 0.55 \text{ V}$

(c) The inverter dissipates power only when $v_Q = V_{OL}$. In this case, the current draw a from the supply is

$$I_{DD} = I_{D2} = \frac{1}{2} k_{n2} (V_{DD} - V_{OL} - V_{t})^{2}$$

Thus,

$$I_{DD} = \frac{1}{2} \times 300 \times \frac{1}{5} \times (1.8 - 0.04 - 0.5)^{\frac{1}{2}}$$

= 47.6 \(\mu\)A

and,

$$P_D = V_{DD}I_{DD} = 1.8 \times 47.6 = 85.7 \, \mu \text{W}$$

Since the inverter is in the low-output state for half the time,

$$P_{Daverage} = \frac{1}{2} \times 85.7 = 42.9 \,\mu\text{W}$$

id) Since the body of Q seennected to ground, its source-to-body vollage I sk is

$$V_{SB} = \tau_O$$

Now, since the threshold voltage is given by

$$V_{t2} = V_{t0} + \gamma \left[\sqrt{V_{SB} + 2\phi_t} - \sqrt{2\phi_t} \right]$$
 (13.29)

we see that V_{i2} will increase with v_0 . This is of immense concern, since V_{i2} will be at its largest value $Dr_{ij} = V_{ijh} = V_{DD} - V_{r2}$ Thus, V_{rj} will be 'ower than the value calculated above. This reduces the output signal swing and NMH

- (e) We now can make the to-lowing comments on the characteristics of this inverter implementation.
- The fact that V_{OH} is lower than V_{DD} by V_{t2} and that V_{t2} can be large because of the body effect imposes a major disadvartage on this SMOS lead invener
- 2. The noise margins a expuch lower than the ideal values of $V_{f,h} = 2$. Also, V_{G} is far from the power supply in depoint
- 3. The sharpness of the transition of the VTC increases with the value of k_{ij} Increasing k_{ij} however, has the effect of increasing the silicon area (see Exercise 1) for
- 4. Take the resistively-loaded MOS inverter considered in Example 13.1, the NMOS-loaded inverter dissipates a large amount of power

Since the croint ut lizes NMOS transisters exclusively at is certainly suitable for implementation in IC form. As we will discuss shortly, all-NMOS technology was at one time (1970s) the technology of choice for the implementation of microprocessor chips, its high power dissipation, however, has caused its demase in favor of CMOS technology

- 13.5 Repeat part (b) of Example 13.3 for the case (W(I) = 3 and ($W(I)_{ij} = \frac{1}{3}$ Specifically, find he values of V_{OH} , V_{OL} , V_{IL} , V_{IH} , V_{M} , NM_{H} , and NM_{L} .

 Ans. 1.3 V; 0.12 V, 0.5 V; 0.87 V; 0.7 V; 0.43 V; 0.38 V
- 13.6 Consider the invertex in Fig. 13.11(a) with (B/I) = k, and $(B/I)_2 = 1/k$. Show that if the minimum dimension (i.e. length of width) of each of the two transistors is denoted d, the invertex silicon area is $2k_e d^2$.

13.1.6 Power Dissipation

Digital systems are implemented using very large numbers of logic gates. For space and other economic considerations, it is desirable to implement the system with as few integrate, circuit. IC) chips as possible. It follows that one must pack as many logic gates as possible on an IC chip. At present, one million gates or more can be fabricated on a single IC chip in what is known as very-large-scale integration (VLSI). To keep the power dissipated in the chip to acceptable limits (imposed by thermal considerations), the power dissipation per gate must be kept to a minimum. Indeed, a very important performance measure of the logic inverter is the power it dissipates.

The inverter of Fig. 13.7 dissipates no power when σ is low and the switch is open in the other state, however, the power dissipation is approximately V_{OD}^{σ}/R and can be satisfantial, as we have seen in Examples 13.1 and 13.2. This power dissipation occurs even the inverter is not switching and is this known as **static power dissipation**

The inverter of Fig. 13 8 exhibits no static power dissipation, a definite advantage Unitunately, however, another component of power dissipation arises when a capacitance of shotween the output node of the inverter and ground. This is always the case, for the device that implement the switches have internal capacitances, the wires that connect the inverter of put to other circuits have capacitance, and, of course, there is the input capacitance of whatever circuit the inverter is driving. Now, as the inverter is switched from one state to another, carrent must flow through the switch(es) to charge (and discharge) the load capacitance. These currents give rise to power dissipation in the switches, called dynamic power dissipation.

An expression for the dynamic power dissipation of the inverter of Fig. 13.8 can be derived as follows. Consider first the situation when \(\), goes low. The pull down switch \(\).




Figure 13.12 Equivalent circuits for calculains to dynamic power dissipation of the inverter in Figure 18. (a) When v_i is low; (b) When v_i is ligh.

mans off and the pall-up swatch P—turns on In this state, the inverter can be represented by the equivalent circuit shown in Fig. 3-12(a). Capacitor (will charge through the orrestance of the pull-up swatch, and the cellege across (will increase from 0 to T_{DL} Denoting by r (r), the charging current supplied by r, we can write for the instantaneous power drawn from T_{r} , the expression

$$p_{DD}(t) = V_{DD}t_D(t)$$

The energy delivered by the power supply to charge the capacitor can be determined by integrating $p_{DD}(t)$ over the charging interval T_c ,

$$E_{DD} = \int V_{DD} i_D(t) dt$$

$$= V_{DD} \int_{t}^{t} i_D(t) dt$$

$$= V_{DD} O$$

where Q is the charge delivered to the capacitor during the charging interval. Since the initial charge on C was zero,

$$Q = CV_{DD}$$

Thus,

$$E_{+} = (1), \qquad (13.30)$$

Since at the end of the charging process the energy stored on the capacitor is

$$L_{s-c+} = \frac{1}{2}(-1)^{\frac{3}{2}}. {(13.31)}$$

we can find the energy dissipated in the pull-up switch as

$$E_{\text{dissipated}} = E_{DD} - E_{\text{stored}} = \frac{1}{2}CV_{DD}^2$$
 (13.32)

This energy is dissipated in the on-resistance of switch P_U and is converted to heat

Next consider the situation when v_I goes high. The bull-up switch P_I turns off and the pull down switch P_D turns on. The equivalent circuit in this case is that shown in Fig. 13 (2(b)) Capacitor C is discharged through the on-resistance of the pull-down switch, and its voltage changes from $V_{D,I}$ to 0. At the end of the discharge interval, there will be no energy left on the capacitor. Thus all of the energy initially stored on the capacitor, $\frac{1}{2}CV_{DD}^2$, will be dissipated in the pull-down switch.

$$F_{\text{dec-pated}} = \frac{1}{2}CVT_D \tag{13.33}$$

This amount of energy is dissipated in the on-resistance of switch P_T and is converted to Lear

Thus in each cycle of inverter switching, an amount of energy of $\frac{1}{3}CV_{D,i}^2$ is dissipated in the pull-up switch and $\frac{1}{3}C_{i,j}$, is dissipated in the pull-down switch, for a total energy loss per cycle of

$$T_{\text{obs-order}}$$
 eyele = CV_{TD} (13.34)

If the inverter is switched at a frequency of f Hz, the dynamic power dissipation of the inverter will be

$$P_{\rm dyn} = fCV_{DD}^*$$
 (13.35)

This is a general expression that does not depend on the inverter circuit details or the vision of the on-resistance of the switches.

The expression in Eq. (13.35) indicates that to minimize the dynamic power dissipates one must strive to reduce the value of C. However, in many cases C is largely determined the transistors of the inverter itself and cannot be substantially reduced. Another important factor in determining the dynamic power dissipation is the power-supply coltage V. Reducing V_{ij} , reduces P_{ijkl} significantly. This has been a major motivating factor be income reduction of V_{ij} , with every technology generation (see Table 7.4.) Thus which the 0.5 μ m t MOS process utilized a 5-V power supply, the power supply voltage used with the 0.13- μ m process is only 1.2 V.

Finally, since P_{dist} is proportional to the operating frequency t, one may be tempted reduce P_{dist} by reducing t. This, however, is not a viable proposition in light of the descent operate digital systems at increasingly higher speeds. This point will be discussed rext

- 13.7 Find the dynamic power dissipation of an inverter operated from a 1 δ-X supply and having a load capacitance of 100 fF. Let the inverter be switched at 100 MHz.
 Ans. 32.4 μW
- 13.8 A particular inverter circuit initially designed in a 0.5-μm process is tabricated in a 0.13-μm process. Assuming that the capacitance C will seele down in proportion to the minimum feature size (more on this later) and that the power supply will be reduced from 5 V to 1.2 V by what factor do you expect the dynamic power dissipation to decreas ¹⁰ Assume that the switching frequency / remains unchanged Ans. 66.8

13.1.7 Propagation Delay

A very important measure of the performance of a digital system, such as a computer, with maximum speed at which it is capable of operating. Although many factors come into a similar determining the operating speed of a system, a core factor is the speed of operation of the basic logic inverter utilized in its implementation. This in turn is characterized by the time takes the inverter to respond to a change at its input. To be more precise, consider an inverted with the ideal pulse shown in Fig. 13.13(1). The resulting output signal of the inverter shown in Fig. 13.13(b). We make the following two observations.

- The output signal is no longer an ideal pulse. Rather it has rounded edges, that is the
 pulse takes some time to fall to its low value and to rise to its high value. We speak this as the pulse having finite fall and rise times. We will provide a precise definite
 of these shortly.
- 2. There is a time delay between each edge of the input pulse and the corresponding chance in the cutput of the inverter. If we define the "switching point" of the output as the time-




Figure 13.13 An inverter fed with the ideal pulse in (a) provides at its output the pulse in cb. Two de av times are defined as indicated.

which the output pulse passes through the half point of its excursion, then we can define the propagation delays of the inverter as indicated in Fig. 13.13(b). Note that there are two propagation delays, which are not necessarily equal: the propagation delay for the output going from high to low, t_{PHL} , and the propagation delay for the output zoing from low to high, t_{PLH} . The inverter propagation delay t_P is defined as the average of the two.

$$t = \frac{1}{2}(t_{m_0} + t_{m_0}) \tag{13.36}$$

Having defined the inverter propagation delay, we now consider the ma torum switching frequency of the inverter. From Fig. 13 13(b) we can see that the minor ton period for each cycle is

$$T_{-i} = t_{i-i} + t_{-i} = 2t_i \tag{13.3}$$

Thus the maximum switching frequency is

$$t_{\rm ext} = \frac{1}{t_{\rm ext}} - \frac{1}{2t}. \tag{13.38}$$

At this point the reader is no doubt wondering about the cause of the finite propagation time of the inverser. It is simply a result of the time needed to charge and discharge the various capacitarces in the circuit. These include the MOSFET capacitances, the wiring capacitance, and the inplit capacitances of a latac logic gales driven by the inverter. We will have a lot more to say about these capacitances and about the determination of t_t in later sections For the time being, however, we make two important points

1. A fundamental relationship in analyzing the dynamic operation of a circuit is

$$I\Delta t = \Delta Q = C\Delta t \tag{3.39}$$

That is, a current I flowing through a capacitance C for an interval. M deposits rend. AQ on the capacitor, which causes the capacitor voltage to increase by \(\Delta \).

2. A thorough familiarity with the time response of single-time-constant (STC) circuits great help in the analysis of the dynamic operation of digital circuits. A review of result is presented in Appendix F. For our purposes here, we remind the reader to key equation in determining the response to a step function:

t onsider a step-function input applied to an STC network of either the low-pass or high pass type, and let the network have a time constant 7. The output at any time 1 is given by

$$y(t) = Y_{\infty} - (Y_{\infty} - Y_{0+})e^{-t/t}$$
 (13.40)

where Y is the firal value, that is, the value toward which the response is heading, and Y the value of the response immediately after Y=0. This equation states that the surputation for Y and Y is equal to the difference between the (ii) along Y and a gap whose min) called is $Y_{\infty} - Y_{0+}$ and that is shrinking exponentially.

Sample (A.)

Consider the inverter of Fig. 13.7(a) with a capacitor C connected between the output node and ground if at t = 0, goes low and assuming that the switch opens instantaneously, find the time for t_0 , to real, $t_0 = t_0 + t_{0,1}$. This is the low-to high propagation time, $t_0 = t_0$. Calculate the value of $t_0 = t_0$ for the case $t_0 = t_0$ and $t_0 = t_0$.




Figure 13.14. Example 13.3. (a) The riverter circuit after the switch opens (i.e. for $t \neq 0+1$ (b) Waveferms of and t. Observe that the switch is examined to operate instantaneously t insess exponentially starting a T- and heading toward V_{eff} .

Solution

Before the switch opens, $v_{ij} = V_{ij}$. When the switch opens at t = 0, the circuit takes the form shown in Fig. 13.14(a). Since the voltage across the capacitor cannot change instantaneously, at t = 0; the output will still be V_{OL} . Then the capacitor charges through R_i and v_{OL} rises exponentially toward V_{DL} . The

output waveform will be as shown in Fig. 13.14(b), and its equation can be obtained by substituting in Eq. (13.39): $v_{ij}(\infty) = V_{ij} - V_{ij}$ and $v_{ij}(0) = V_{ij} - V_{ij}$ and

$$v_O(t) = V_{OH} - (V_{OH} - V_{OL})e^{-t/\tau}$$

where $\tau = CR$. To find t_{PLR} , we substitute

$$v_O(t_{PLH}) = \frac{1}{2}(V_{OH} + V_{OI})$$

Thus.

$$\frac{1}{2}(V_{OH} + V_{OL}) = V_{OH} - (V_{Od} - V_{OL})e^{-t_{r_{uH}}/\tau}$$

which results in

$$t_{PLH} = \tau \ln 2 = 0.69\tau$$

Note that this expression is independent of the values of V_{ij} and V_{ijj} for the numerical values given.

$$t_{PLH} = 0.69RC$$

= $0.69 \times 25 \times 10^{3} \times 10 \times 10^{-15}$
= 173 ps

EXERCISES

- 13.9 A capacitor C whose in the voltage is this charged to a voltage V_D, by a constant-current source I find the time V_D, at which the capacitor voltage reaches (V_D, 2). What value of I is required to obtain a 10-ps propagation delay with C = 10 fF and V_{DD} = 1.8 V⁹.
 Ans. V_{DD} = CV_{DD}/2I; 0.9 mA
- 13 10 For the inverter of Fig. (3 Sia) let the con-resistance of I be 20 kW and that of $P_D = 10$ kW. It the capacitance C = 10 fF, find t_{PLH} , t_{PHL} , and t_P .

 Ans. 138 ps; 69 ps; 104 ps

We conclude this section by showing in Fig. 13.18 the formal definition of the propagation delay of an inverter. As shown, an input pulse with finite (nonzero) **rise and fall times** is applied. The inverted pulse at the output exhibits finite rise and fall times (labeled t), and t_m, where the subscript T denotes transition, ΔH denotes low to high, and H denotes high to low). There is also a delay time between the input and output waveforms. The usual way to specify the propagation delay is to take the average of the night to low propagation delay t_{tm} , and the low to-high propagation delay, t_{tm} . As indicated, these delays are measured between the 50% points of the input and output waveforms. Also note that the transition times are specified using the 10% and 90% points of the output excursion ($V_{OH} - V_{OL}$).




Figure 13.15. Definitions of propagation delays and transition times of the legit inverte-

13.11 A capacitor C = 100 fF is discharged from a so tage V_f in the zero through a resistance $R = 2 \times \Omega$. Find the fall time t_f of the capacitor voltage.

Ans. $t_f = 2.2CR = 0.44 \text{ ns}$

13.1.8 Power-Delay and Energy-Delay Products

One is usually interested in high speed operation (low t_i) combined with low power dissipation. Unfortunately, these two requirements are often in confact Generally if the designer of an inverter attempts to reduce power dissipation by, say, decreasing the sapps voltage t_{ijt} , or the supply current, or both, the current-driving capability of the nythodecreases. This in turn results in longer times to charge and discharge the load and parish capacitances, and thus the propagation decay increases. It follows that a figure of ment be comparing logic circuit technologies is the **power delay product** (PDP) of the mist inverter of the given technology, defined as

where P_D is the power dissipation of the inverter. Note that the PDP is an energy quantity and has the units of joules. The lower the PDP, the more effective the inverter and the logical circuits based on the inverter are

For CMOS leme origins, which is the digital R technology of primary interest to us here, the static power discipation of the inverter is zero, and thus P_D is equal to P_A , and given by Eq. (13.35),

$$P_D = fCV_{DD}^2$$

Thus for the CMOS inverter,

$$PDP = fCV_{DD}^{2}t_{P} \tag{13.42}$$

If the inverter is operated at its maximum switching speed given by Eq. (3.38), then

$$P^{t}P = \frac{1}{2}CV_{DD}^{*} \tag{13.43}$$

I form our earlier discussion of dynamic power dissipation we know that (), is the an ount of energy dissipated diffuse each charging of discharge we event of the capacitor, that is, for each output transition of the liverter—has all e PDP has at interesting physical interpretation. It is the energy consum a by the executive for each output transition.

Although the PDP is a valuable metric for comparing different technologies for implementing inverters, it is not useful is a design parameter for optimizing 1.20 en inverter circuit. To appreciate this point observe that the expression in |q| = 3.43 indicates that the PDP can be minimized by reducing k is a much as possible while, of course maintaining proper circuit operation. This however, would no necessarily result in optimal performance, for t_0 , will increase as k it is reduced. The problem is that the PDP expression in Eq. (13.43) loes not in fact have information about t_0 it fall wis that a better metric can be obtained by mit tiplying the energy per transit on by the propagation decay. We can thus define the energy-delay product EDP as

$$EDP = Energy per transition \times t_P$$

$$=\frac{1}{2}CV_{DD}^2t_P\tag{13.44}$$

We will utilize the EDP in later sections.

13.1.9 Silicon Area

In addition to minimizing power dissipation and propagation delay, mother objective in the design of digital VLSI circuits as the minimization of silicon area per logic gate. Smaller area requirement enables the fabrication of a larger number of gates per chip, which has economic and space advantages from a system-design standpoint. Area reduction occurs in three different ways, through advances in processing technology that enable the reduction of the minimum device size, through advances in circuit-design techniques, and through care full chip layout. In this book, our interest lies in circuit design, and we shall make frequent

The exception to this statement is the power dissipation due to leakage carrents and subthreshold conduction in the MOSEE, a discussed in Section 13 of 3.

comments on the relationship between the circuit design and its silicon area. As a general rule the simpler the circuit, the smaller the area required. As will be seen shouly, the circuit designer has to decide on device sizes. Choosing smaller devices has the obvious advartaof requiring smaller stricon area and at the same time reducing parasitic capacitances in thus increasing speed. Smaller devices, however, have lower current driving capabile which tends to increase delay. Thus, as in all engineering design problems, there is a transoff to be quantified and exerc sed in a manner, hat optimizes whatever aspect of the disc is thought to be critical for the application at hand.

13 1 10 Digital IC Technologies and Logic-Circuit Families

The chart in Figure 13.16 shows the major IC technologies and logic circuit tam ies that it currently in use. The concept of a logic circuit family perhaps needs a line works of exnation. The basic element of a logic circuit family is the inverter. A lam ly winklife idevariety of logic-circuit types made with the same technology. Faving a similar circuit size ture, and exhibiting the same basic features. Lach logic circuit family offers a unique se-t advantages and disadvantages. In the conventional style of designing systems, one selects in appropriate legic family (e.g., TTL, CMOS, or ECL) and attempts to implement as morner the system as possible using circuit includes (packages) that belong to this family littles way, interconnection of the various packages is relatively straightforward. It, on the illier hand, packages from more than one family are used one has to design su table interface of cuits. The selection of a logic family is based on such considerations as logic flexibility speed of operation availability of complex functions, noise immunity, operating-temperature range, power dissipation, and cost. We will discuss some of these considerations in this chapter and the next two. To begin with, we make some brief remarks on each of the loc technologies listed in the chart of Fig. 13.16.

CMOS. Although shown as one of four possible technologies, this is not an inflication of digital IC market share. CMOS technology is, by a very large margin, the nost dominante all the IC technologies available for digital-circuit design. Although early micreprocessors were made using NMOS logic (based on the inverter circuit we studied in Example 132) CMOS has completely replaced NMOS. There are a number of reasons for this development, the most important of which is the much lower power dissipation of CMOS circuits CMOS has also replace I bipolar as the technology of choice in digital system design and his




Figure 13.16 Digital IC technologies and logic-circuit families.

made possible levels of integration (or circuit-packing densities) and a range of applications, neither of which would have been possible with bipolar technology. Furthermore, CMOS continues to advance, whereas there appear to be few innovations at the present time in bipofor digital energy. Some of the reasons for CMOS displacing oppolar technology in digital

- 3. CMOS legic circ fits d'ssipete much les power than biposar, ogic circ fitts an Ethus one empack mere (MOS circuis on a chip tran is possible with hij olar circuis
- 2. The high input impedance of the MOS transist mallows the designer of ase charge storage as a means for the temporary storage of it formation in both toget, and it out only oncuits. This technique cannot be used in bipolar circuits
- 3. The feature size (i.e., minimum channel length) of the MOS transistor has decreased dramatically over the years, with some recently reported designs utilizing channel lengths as short as 32 cm. This periods yet with terretit packing and one pondergo, very high levels of integral on A in crop occasio, chip report d at 2009, rad 2 5 bill or transistors.

Of the various forms of CMOS, complementary CMOS circuits based on the inverter studied in Section 13.2 are the most widely used. They are a aduble both as small-scale integrated (SSI) encurt packages (containing 1/10 logic sates, and medium-scale integrated (MSI). circuit packages (40) of gates per chip) to a sending digital assems on printed circuit boards. More sum ficantly, complementary CMOS is sed in very large-scale-integrated (VESI) logic (with nillions of sites perchip) and nemory cucini design. In some applications complementary CMOS is applicated by one for both of two other MOS logic citems forms. These are pseudo NMOS, so naired because of the similarity of its structure to NMOS 1946, and pass, transistor logic, both of which will be studied in Chapter 14

A fourth type of CMOS log concent utilizes dynamic colingues to obtain foster circuit operation, while keeping the power cossipation very one. Dynami, CMOS legic studied in Chapter 14, represents an area of proving importance. Lady CMOS technology is eschilthe design of memory chips, as will be detailed in Chapter 15.

Bipolar Two oxic cuci it tam lies based on the rip da junction transister are in some use at present 111 and 101 Transistor transistor age 111 or 11 iw s for m, ny years the most widely used logic circ nit lain vills decling was preconnited by the advent of the VISI eta. 111. nanufacturers however fought back with the infroduction of low power and high speed versions. In these newer versions, the higher speeds of operation are made possible by preventing the BH from saturating and thus avoiding the slow turnottip ocess. of a saturated bipo at transistor. These no iscurating versions of 111 utilize the Schottky dioce discussed in Section 17 and are called Schottky. The or valid ions of this name Despite all these efforts, TH is no longer a significant logic circuit family and will not be stadies in this book. However, the interested reader, an find significant amounts of matethe or TTI on the CD accompanying this book and on the book's website

The other hipolar logic circuit family in present use is emitter coupled logic ECL). It is b sed on the current switch implementation of the inverter shown it. Fig. 13.9. The basic element of ECL is the differential BJT pair studed in Chapter 8. Because FCL is basically a current steering logic and correspondingly, also called current-mode logic (CMI), in which saturation is avoided, very high speeds of operation are possible. Indeed, of all the commercially available logic circuit families, ECL is the fastest. ECL is also used in VLSI circuit design when very high operating speeds are required and the designer is willing or accept higher power dissipation and increased silicon area. As such, ECL is considered an in portant specially technology and will be discussed in Chapter 14

BICMOS BICMOS combines the high operating speecs possible with BIL, betheir inherently higher transconduct meet with the low power discipation and their excellent characteristics of CMOS Take CMOS, BiCMOS a lows for the implementation of high og and digital circuits on the same chip. (See the discussion of analog 3it MOS or or Chapter 7.) At present, Bit MOS is used to great advantage in special applications in a ne momory chips, where its high performance as a meli-speed capacitive current de act fies the note complex process technology it recuires. A brief document of BicMax provided in Chapter 14.

The high carrier mobility in GaAs results in very high. Gallium Arsenide (GaAs) of operation. This has been demonstrated in a number of digital IC emps ablight to a technology this heald be pointed out however that CaAs remains an "energing technology one that appears to have great potential but has not yet achieved such potential one erally. As such at will not be studied in this book. Nevertheless, consideable rate a tra's devices and circuits, including digital circuits, can be found on the CD accompathis book and on the book's website.

13.1.11 Styles for Digital-System Design

The conventional applicable designing digital systems consists of assimpling the significant using standard IC packages of various levels of complexity (and hence integral to Max systems have been built this way using, for example TTI SSI and MSI packages 1. advent of VLSI, in addition to providing the system deserter with more powerlar of the shelf components such as inicroprocessors and memory chips, has made possible alor at design styles. One such alternative is to ope for amplementing part or alrof he siscinal. one of more exist malary chips. However, customal Codesion is usually economically is tief only when the prediction volume is large egreater than about 100 000 parts.

An intermediate approach, known as semiciotion design in lives outcation dups tecare integrated circuits containing 100,000 or more unconnected logic gates. Include of nextion can be achieved by a fin. I metallization step of retrined at the IC Jabricator field. according to a pattern specific liby the user to implement the user's particular functional and A more recently available type of gate array, known as a field-programmable gate array (FPGA), can as its name indicates be programmed directly by the use. PPGAs proclevery convenient means for the digital system designer to implement complex logic field sein VLS, form without having to incur either the cost of the 'tri faround fire' it leavest custom and, to a lesser extent, in semicustom IC design.

13.1.12 Design Abstraction and Computer Aids

The design of very complex digrad systems, whether on a single IC chip or usin, off the star con porents is made possible by the use of different levels of disson abstraction and a use of a variety of computer aids. To appreciate the concept of design abstraction of sider the process of designing a digital system using off the shelf packages of logic are The designer consults data sheets circulata backs of on websites to ceteraine the reand output characteristics of the gales, their fair in lind 'an out lenstations and so outconnecting the gates, the designer needs to adhere to a set of rules specified by the nonfacturer in the data shoets. The designer does not need to consider, in a direct way these cuit inside the gate package. In effect, the circuit has been abstracted in the femore functional block that can be used as a component. This a early simplifies sessen as a The digital IC designer follows a similar process. Circuit blocks are des kil

characterized and stoke in a librar, as standard cells. The exell can treat to asked by the codesisme to asked by a librar and setting and adde or a multiplier) which in arm is characterized and stoke library target block to be used in the design of an even larger system (e.g., an entire processor).

At every level of design abstraction, the need arises for simulation and other computer programs that help make the design process as automated as possible. Whereas SPICE is a provider a result is mulation other software fools are nearly for their level, in domother process of the design process. Although central lests are considered with thomas on the outomated he scope of this book at an important transfer to read to upprecent the role of design abstraction and computer has noting to design. They are syral make it humanly possible to design bellion to master design. At the following the same level of abstraction and actemation for annual Relational are extent has to be hander to differ a result, the complexity and detail, of analog Residual much below what is possible in a digital Relational process.

Whitever approach of style, adopted a digit de 2n ora, I mounty wit he various ligital circuit technologies in Edwig i technologies will design techniques is senial. This chapte, and the next two aim to provide such a background.

13.2 The CMOS Inverter

In this section we study the inverse in coal of the most widely seed due till. Cochrology (MOS) The basic (MOS) inverse is shown in Fig. 13.1. If a dizes to MOSI I is one Quarter to it and the other Quarter arises. As will be seen shortly, the CMOS encurt real tresting conceptual inverse in please throughout the previous section (Fig. 13.8) where a pair of switches are operated in a complementary fashion by the arp it to large

13 2 1 Circuit Operation

We first consider the two extreme cases: when v_i is at logic-O level, which is A(V), and when v_i at logic A(V) which is A(V) volts. In both cases, for ease of exposition we shall consider the n-change device Q(V) to be the driving transistor and the p-change device Q(V) to be




Figure 13.17 This MCS my dur




Figure 13.18 Operation of the CMOS inverter when -i is high (a) circuit with -i it is F_{out} , (b) graphical construction to determine the operating point, (c) equivalent circuit

the load. However, since the circuit is symmetric, this assumption is obviously arbitrary at the reverse would lead to identical results.

Figure 13.18 illustrates the case when I_i , showing the i_i , characteristic tropfor Q with $i_i = I_{i,j}$. (Note that i_i) and i_i . (Superimposed on the Q characteristic curve is the load curve, which is the i_i curve of Q for the case $i_i = I_{i,j}$. (A Siretage SI), he load curve with be a horizontal straight I ne at zero current level. The option mg point will be at the intersection of the two curves, where we note that the output volume zero and the current through the two devices is also zero. This means that the power his pation in the circuit is zero. Note, however, that withough Q_i is operating at zero current and zero drain source voltage tile, at the origin of the i_i , planer, the operating point is in a steep segment of the i_i characteristic curve. Thus Q_i provides a low resistance path between the output terminal and ground, with the resistance obtained using Eq. (5.3b) as

$$\mathbf{O} \qquad r_{DSN} = 1 / \left[k_n' \left(\frac{W}{L} \right)_n (V_{DD} - V_m) \right]$$
 (13.45)

Figure 13.18tc. shows the equivalent circuit of the inverter when the input is high. This continues that $v_0 = 0$. Volume that the power dissipation in the inverter is zero.

The other extreme case, when 0.00 is illustrated in Fig. 13.19. In this case t_1 is optimating at $t_2 = 0$, hence its $t_3 = 0$, characteristic is a horizontal straight line at zero current level. The fold curve is the t_1 characteristic of the p-channel device with $t_3 = 0$ shown, at the operating point the output voltage is equal to t_3 , and the current in the two devices is still zero. Thus the power dissipation in the circuit is zero in both extreme states.

Figure 13-19(c) shows the equivalent circuit of the inverter when the input is low Her we see that Q -provides a low resistance path between the output terminal and the des P^{p} , V_{DD} , with the resistance given by

$$r_{DSP} = 1 / \left[k_p' \left(\frac{W}{L} \right)_{ij} \left(V_{DD} - |V_{ip}| \right) \right]$$
 (13.46)




Figure 13.19 Operation of the CVOS invenerable it is less (a) election to 0.5 logic of evel it is (b) graphical construction to determine the operation point (occuration) acoustication.

The equivalent circuit confirms that in this case -1 , and that the power dissipation in the inverter is zero

It should be note a however, that in spite of the fact that the quiescent current is zero, the load driving capability of the CMOS inverter is high. For instance, with the input high, as in the circuit of firg. 13-18, transistor Q_1 can sink a relatively large load current. This current can quickly discharge the load capacitance, as will be seen shortly. Because of its action in saiking load current and thus pulling the output voltage down toward ground, transistor Q_2 is known as the **pull-down device**. Similarly, with the input low as in the circuit of Hig. 13-19, transistor Q_2 can source a relatively large load current. This current can quickly charge up a load capacitance. This pulling the output voltage up toward U_2 . Hence, Q_3 is known as the **pull-up device**. The reader will recall that we used this terminology in connection with the conceptual inverter circuit of Fig. 13.8.

From the above, we conclude that the basic CMOS logic inverter behaves as an ideal inverter. In summary:

- The output voltage levels are 0 and k_n, and has the signal swing is the maximum possible. This, coupled with the fact that the inverter can be designed to provide a symmetrical voltage-transfer characteristic, results in wide noise margins.
- 2. The static power dissipation in the inverter is zero (neglecting the dissipation due to leakage currents) in both of its states. This is because no do path exists between the power supply and ground in either state.
- 3. A low-resistance path exists between the output terran al and ground (in the low-out-put state) or *k* (in the high-cutput state). These low-resistance paths ensure that the output voltage is () or *k*_{ot} independent of the exact values of the *B/L* ratios or other device parameters. Furthermore, the low output resistance makes the inverter less sensitive to the effects of noise and other disturbances.
- 4. The active pull up and pull down devices provide the inverter with high output dr's ing capability in both directions. As will be seen, this speeds up the operation considerably.

5. The input resistance of the inverter is infinite (because / - th). This the inverter and the an arbitrarily large number of similar inverters with no loss in signal level th, an each additional inverter increases the load capacitance on the driving inverted shows down the operation. Shortly, we will consider the inverter switching in

13 2 2 The Voltage-Transfer Characteristic

The complete to take transfer characteristic (VTC) of the CMCS inverter can be obtained by repetiting the orap rical procedure, used above in the two extreme cases for κ mediate values of κ . In the following, we shall calculate the critical points of the recording transfer curve. For this we need the k-relationships of Q and Q-Eq.(

$$i_{DN} = k_n' \left(\frac{W}{L}\right)_n \left[(v_I - V_{in})v_O - \frac{1}{2}v_O^2 \right] \qquad \text{for } v_O \le v_I - V_{in}$$
 (13.47)

and

$$i_{DN} = \frac{1}{2} k_n' \left(\frac{W}{L} \right) (v_I - V_{In})^2 \qquad \text{for } v_O \ge v_I - V_{In}$$
 (13.48)

For Qp

$$i_{DP} = k_P' \left(\frac{W}{L} \right)_c \left[(V_{DD} - v_I - |V_{IP}|) (V_{DD} - v_U) - \frac{1}{2} (V_{DD} - v_U)^2 \right]$$
for $v_O \ge v_I + |V_{IP}|$ (13.49)

and

0

$$i_{DP} = \frac{1}{2}k_{p}'\left(\frac{W}{L}\right)_{p}(V_{DD} - v_{l} - |V_{tp}|)^{2} \qquad \text{for } v_{O} \le v_{l} + |V_{tp}|$$
 (13.50)


The CMOS inverter is usually designed to have $j=1,\ldots,j=1$. Also althought k=1 always the case, we shall assume that Q_{j} and Q_{j} are matched that is, k(B,J) $k\in B,J$. It should be noted that since $j\in K$ to 0.5 times the value of j, $k\in B,J$ of the two devices equal, the width of the j-channel device is made to four times that of the j-channel device. More specifically, the two devices are described to have equal lengths, with widths related by

$$\frac{W_p}{W_n} = \frac{\mu_n}{\mu_p} \tag{13.51}$$

This will result in |k'(B-I)| = |k'(B-I)| and the inverter will have, symmetric fit startage, teristic and equal current driving capability in both directions (pull-up and pull-down)

With Q_i and Q_i matched, the CMOS inverter has the voltage transfer character to shown in Fig. 13.20. As indicated, the transfer characteristic has five distinct segments of responding to different combinations of modes of operation of Q_i and Q_i . The version segment BC is obtained when both Q_i and Q_i are operating in the satisfation feature. Because we are neglecting the finite output resistance in saturation that is, assume $A_i = A_i = 0$, the invertengan in this region is infinite broin symmetry, this vertical segment occurs at $A_i = A_i = 0$, and is bounded by $A_i = A_i = A_i$, at which value $Q_i = A_i$, at which value $Q_i = A_i$





form 5.70 heart returned the sector extension of the series met

The reace will recall from Section 13.1 material data in to I and I two other peints on the transfer curve disc increases majorial the inverter. These are the maximum perior the logic-0 or "low" level at the input, V_{II} , and the minimum permitted logic or "high level at the input, V_{III} . These are formally defined as the two points on the transfer curve at which the incremental pain is unity G, the slope is $A \setminus V_{II}$.

To determine s= we note that Q is in the riside region, and thus its current is given by Let 13.4% while Q is in saturation and its current is given by Eq. (13.50). Leucting r and assuming matched devices, gives

$$(-\epsilon) = \frac{1}{2} = \frac{1}{2}(\epsilon) \qquad (13.52)$$

ifferentiating both sizes relative to results in

$$1 \frac{d}{d} + \frac{d}{d} = 0$$

in which we substitute -1 and $d = d_{T} = 1$ to obtain

$$T_{ij} = \frac{1}{2} - \frac{1}{2}$$
 (13.85)

Substituting $v_i = V_{in}$ and for v_o from Eq. (13.53) in Eq. (13.52) gives

$$V_{IH} = \frac{1}{8}(5V_{DD} + 2V_I) \tag{1354}$$

Find the determined in a marker similar to that uses to fine Fin Alternative Visions use the symmetry relationship

together with V_{DI} from Eq. (13.54) to obtain

$$V_{IL} = \frac{1}{8}(3V_{DD} + 2V_i)$$
 (1355)

The noise margins can now be determined as follows:

$$\Lambda M_{H} = V_{OH} + V_{IH}$$

$$= V_{DD} - \frac{1}{8}(5V_{DD} + 2V_{I})$$

$$= \frac{1}{8}(3V_{DD} + 2V_{I})$$

$$\Lambda M_{L} = V_{IL} - V_{OL}$$

$$= \frac{1}{8}(3V_{DD} + 2V_{I}) - 0$$

$$= \frac{1}{8}(3V_{DD} + 2V_{I})$$
(13.57)

As expected the symmetry of the voital, transfer characteristic results in equal noise of zins. Of course of or and of an not material for solving to just a mark tensions. The foregrobe some metric and the noise mark in will not be equal.

13.2.3 The Situation When Q, and Q, Are Not Matched

In the above we assumed that $O(\operatorname{and} Q)$ are matined that some abottom to V(T) to insconductance parameter V(T) and V(T) hat as teles at he consequence of the appearance of V(T) hat as teles at he consequence of the appearance of V(T) hat as teles at he consequence that is V(T) hat as teles at he consequence of the properties of V(T) hat as teles at he consequence of the properties of V(T) hat as the properties of the pro

Incorrect paid for obtaining a perfect s symmetric VTC is that the width of the r-charled device can be three to four times be large as that of the r-channel device. This emitted his relatively large scheon area which besides he he wasteful of silven real estate carresult in increased, evice capacitances and a corresponding increase in the probability delay of the inverter. It is useful be referred to inquire into the effect of not materials θ . In the wasteful of that on two derives an expression for the switching softige. For is the wasteful of the switching softige.

Since at M both (2) and (2) operate in attriation their currents are given by Local 184+) and (186). Substituting a gradient and equating the two currents results to

$$V_{M} = \frac{r(V_{DD} - |V_{ij}|) + V_{in}}{(+1)}$$




Figure 13-21 cm and firm the state of the st

where

$$r = \frac{|k_p|}{\sqrt{k_n}} = \sqrt{\frac{\mu_p W_p}{\mu_n W_n}} \tag{13.59}$$

where we have somed that $Q=\operatorname{hd}(Q)$ had $Q=\operatorname{hd}(Q)$ have the same channel length I, which is usually the case with I equal to the minimum is in the first legiver process technology. So either the matched care corresponds to I for a fixen process that is given values for I=I, and I=I as expected for a given process that is given values for I=I, and I=I versus the matched parameter. Such a plot, for a I 18 I I I shown in Fig. 13.21. We make the following two observations:

- 1. For there is experted a line of the new part of the standard Conversely making $k_p < k_n$ shifts V_M toward 0.
- 2. $V_{\rm tot}$ is not estrong transfer of $V_{\rm tot}$ for the pastrular case shown, lowering $V_{\rm tot}$ by a factor of 2 (from 1 to 0.5), reduces $V_{\rm tot}$ by only 0.13 V

Observation 2 in a costhat if one is will be to tolerate a single reduction of NM substantial sayings in some or area can be obtained. This point is illustrated in Example (3.4)

Example 13.4

Consider a CMOS inverter fabricated in a 0.18 μ m process for which $A_{ij} = 1.8 V_i$ $A_{ij} = 1 = 0.8 V_j$ and $a_{ij} = 4 \nu$ and $a_{ij} = 3.00 \mu$ A. Unaddition Q_N and Q_j have $i = 0.18 \mu$ m and if $A_{ij} = 4.8$

- (a) Find B that results it $V_0 = V = 2 = 0.9 \text{ V}$. What is the silicon area at fixed by the inverter in this case.
- (b) For the matched case in (a) find the values of U_{np}, U₁, U_p, U_q, and the noise margins VM and VM₁. For v₁ v₂ what value of U₁ results? This can be considered the worst case value of U₁. Similarly for U₁ find Unattribute worst case value of U₁, Now, use these worst-case values of determine more conservative values for the noise margins.
- (c) I or the matched case it (a), find the output resistance of the inverser in each of its two states

Example 13.4 continued

- (d) If $\epsilon = 0.2 \text{ V}$ what side invertex gain at $\epsilon = V_0$. If a straight line is drawn through the point $\epsilon = V_0$ with a slope equal to the pair at what values of ϵ does it it tercept he logical lines $\epsilon = 0$ in the $\epsilon = 1$. Use these intercepts to estimate the width of the train it looks gion of the VTC.
- te H B = B , what value of b, results' What do you estimate the reduction of N B (relative to the matched case) to be' What is the percentage sayings in silicon area (relative to the matched case).
- (f) Repeat (e) or the case B = 2B. This case, which is frequently used in index ry, on be consider to be a congrounded between the minimum area case in (c) and the matched case.

Solution

(a) To obtain $V_M = V_{DD}/2 = 0.9 \text{ V}$, we select W_p according to Eq. (13.51),

$$\frac{W_p}{W_n} = \frac{\mu_n}{\mu_n} = 4$$

Since $W_n/L = 1.5$, $W_n = 1.5 \times 0.18 = 0.27 \,\mu\text{m}$. Thus,

$$W_r = 4 \times 0.27 = 1.08 \,\mu\text{m}$$

For this design, the silicon area is

$$A = W_n L + W_p L = L(W_n + W_p)$$
$$= 0.18(0.27 + 1.08) = 0.243 \ \mu \text{m}^3$$

(b)
$$V_{OH} = V_{DD} = 18 \text{ V}$$

$$V_{OL} = 0 \text{ V}$$

To obtain V_{III} we use Eq. (13.54).

$$V_{IH} = \frac{1}{8}(5V_{DD} - 2V_I) - \frac{1}{8}(5 \times 1.8 + 2 \times 0.5) = 1 \text{ V}$$

To obtain V_H we use Eq. (13.55),

$$V_{IL} = \frac{1}{8}(3V_{DD} + 2V_t) = \frac{1}{8}(3 \times 1.8 + 2 \times 0.5) = 0.8 \text{ V}$$

We can now compute the noise margins as

$$NM_H = V_{OH} - V_{IH} = 1.8 - 1.0 = 0.8 \text{ V}$$

$$NM_L = V_{IL} + V_{OL} = 0.8 - 0 = 0.8 \text{ V}$$

As expected NM₁ = NM₂ and their velacity very close to the optimism value of $\tau_D = 2 - (19) V$. For $\tau_D = 1/\eta = 1/V$, we can obtain the corresponding value of τ_D by substituting and $q \in 3.83 \chi$

$$v_O = V_{IH} - \frac{V_{DD}}{2} = 1 - \frac{1.8}{2} = 0.1 \text{ V}$$

Thus, the worst-case value of V_{ij} , that is, V_{ij} and V_{ij} and the noise nurging V_{ij} reduces to

$$NM_I = V_{IL} - V_{OI max} = 0.8 - 0.1 = 0.7 \text{ V}$$

From symmetry we can obtain the value of a corresponding to a second sec

$$v_O = V_{DD} - 0.1 = 1.7 \text{ V}$$

Thus the worst-case value of V_{OH} , that is, V_{OHmin} , is 1.7 V, and the noise margin $V^{\dagger}I_{t}$ reduces to

$$NM_H = V_{OHous} - V_{IH} = 1.7 - 1 = 0.7 \text{ V}$$

Note that the reduction in the noise margins is slight.

(c) The output resistance of the inverter in the low-output state is

$$r_{DSR} = \frac{1}{\mu_n C_{ox}(W/L)_n (V_{DD} - V_{In})}$$
$$= \frac{1}{300 \times 10^{-6} \times 1.5 (1.8 - 0.5)} = 1.71 \text{ k}\Omega$$

Since (1) and (2) are that red the sulpid resistance in the high-output state will be equal, that is

$$r_{DSP} = r_{DSN} = 1.71 \text{ k}\Omega$$

(d) If the invertex is biased to operate at $V_0 = 0.9 \text{ V}$ then each of Q_0 and Q_0 will be operating of an overdrive V (tage $V_0 = V_0 = 0.4 \text{ V}$) and will be conducting squal decourrents I_D of

$$I_D = \frac{1}{2} \mu_n C_{oi} \left(\frac{W}{L}\right)_b V_{OV}^2$$
$$= \frac{1}{2} \times 300 \times 1.5 \times 0.4^2$$

Thus, Q, and Q will have equal transconductances

Transistors Q_N and Q_P will have equal output resistances r_o ,

$$t_{1} = t_{2} = \frac{k_{1}}{L_{1}} = \frac{1}{\lambda L} = \frac{1}{(2+36)} = 139 \text{ k}\Omega$$

We can now compare the voltage gain at M as

$$\frac{1}{2} = \frac{1}{(2 + g_{s} - ar_{s} + r_{s})}$$

$$= \frac{1}{2} = \frac{1}{(2 + g_{s} - ar_{s} + r_{s})} + \frac{1}{(2 + g_{s} - ar_{s} + r_{s})} + \frac{1}{(2 + g_{s} - ar_{s} + r_{s})} + \frac{1}{(2 + g_{s} - ar_{s} + r_{s})}$$

When the straight line at M of slope -25 V V is extrapolated, it intersects the line $\phi_0 \approx 0$ at $[0.9 \pm 0.9] = 0.936$ V and the line $\phi_0 = 1_D$ at $(0.9 \pm 0.9) = 1.864$ V. Thus the width of the transition region can be considered to be $(0.936 \pm 0.864) = 0.072$ V.

(c) For B = B, the parameter) can be found from Eq. (13.59).

$$I = \frac{\int \mu B_{L}}{\sqrt{\mu_{n} H_{n}}} = \frac{\int 1}{\sqrt{4}} < 1 = 0.5$$

The corresponding value of Eq. can be determined from Eq. (13-58) is

$$T_M = \frac{0.5(1.8 + 0.5 + 0.5)}{0.5 + 1} = 0.75 \text{ V}$$

Example 13.4 continued

Thus k_M shifts by only 0.13 V. Without recalculating k_H , we can estimate the reduction in λM_i to be approximately equal to the shift in k_M , that is, λM_I becomes 0.8 $-0.13 \approx 0.67$ V. The silicon area for this design can be computed as follows:

$$A = L(W_n + W_p) = 0.18(0.27 + 0.27)$$
$$- 0.0972 \ \mu \text{m}^2$$

This represents a 60% reduction from the matched case!

(f) For $W_n = 2W_n$,

$$r = \sqrt{\frac{1}{4} \times 2} = \frac{1}{\sqrt{2}} = 0.707$$

$$V_M = \frac{0.707(1.8 - 0.5) + 0.5}{0.707 + 1} = 0.83 \text{ V}$$

Thus, relative to the matched case, the shift in V_{eff} is only -0.07 V. We estimate that VM will decrease from 0.8 V by the same amount, thus NM_{f} becomes 0.73 V. In this case, the silicon area required is

$$A = L(W_n + W_p) = 0.18(0.27 + 0.54)$$

= 0.146 \(\mu\mathrm{m}^2\)

which represents a 40% reduction relative to the matched case!

- 13.12 Consider a CMOS inverter tabreated in a 0.13-µm process for which $V_0 = .2 \text{ V}$ $V_{in} = V_{ij} = 0.4 \text{ V}$, $\mu_i = 4$ and $\mu_i C_{ij} = 430 \text{ geV}$. In addition, Q_{ij} and Q_{ji} navel = 0.13 µm and $(W/L)_{ij} = 1.0$.
 - (a) Find W_p that results in $V_M = 0.6 \text{ V}$.
 - (b) For the matched case in (a), find the values of v_{ij} , V_{ij} , V_{ij} , V_{ij} , and V_{ij}
 - (c) For the inverter in (a), find the output resistance in each of its two states
 - (d) For a minimum-size inverter for which $(B/L)_{ij} = (B/L)_{ij} = 1.0$, find V_{ij}
 - Ans. (a10.52 \(\text{pm}\) (b) 1.2 \(\text{V}\), 0 \(\text{V}\), 0.55 \(\text{V}\), 0.55 \(\text{V}\), 0.55 \(\text{V}\), 0.55 \(\text{V}\), 10.55 - D13 13 ACMOS inverter utilizes $V_{ij} = \nabla V_i V_{ij} = V_{ij} = 1 V_i$ and $\mu_n C_{ij} = 2\mu (v_i = 5) \mu A V_i$. Find (B I_{ij}), and (B I_{ij}), so that $V_{ij} = 2.5 V_i$ and so that for $v_j = V_{ij}$), the inverter can sink a current of 0.2 mA with the output voltage not exceeding 0.2 V. Ans. $(W/L)_n = 5$; $(W/L)_n = 10$

13.3 Dynamic Operation of the CMOS Inverter

As explained in Section 13.1.7, the speed of operation of a digital system (e.g., a complete is determined by the propagation delay of the legic gates used to construct the system Since the inverter is the basic logic gate of any digital IC technology, the propagation delay of the

inverter is a fundamental parameter in characterizing the technology. In the following we analyze the switching operation of the CMOS inverter to determine its propagation delay we shall do this by in their graphs of the control of

- 1. Replace all the capacitanes in the circuit, but is the virguis especitances associated with Q and Q the apacitance of the wire that connects the output of the inverter teather circuits, and the reput capacitance of the keate gates the inverter drives, by a single equivalent capacitance. C colacetee between the culput node of the inverter and your discount.
- **2.** Analyze the result in capacitively baded invertex a determine its t , and t_{ij} , and hence t_P

We half study these we separable steps it rever corder. This in Section 13.3.1 we show how the No.5, gation delevation be determined. There is Section 13.5.2, we show now to calculate the value of C.

13.3.1 Determining the Propagation Delay

Figure 13.22(ii) shows a CMOS inverter with to apartime so connected setwicen its output node and around 16 determine the proposation decays t, and t we apply to be apput an ideal pulse, that is one with zero is caud full times as shown in Fig. 13.22 bits since the circuit is symmetric the analyses to determine the two proposation decays will be similar. Therefore we will derive t in dear and extrapolate the result to determine t_{DLH}

Just pilot to the leading edge of the input pidse (e at t = 0), the output voltage is equal to V_{DD} and capacitor C is charged to this voltage. At t = 0, v_I rises to V = causing Q_P to turn off and Q_N to turn on. From then on, the circuit is equivalent to that shown in Fig. 13-22(c), with the initial value of $v_O = V_{DD}$. Thus, at t = 0+, Q_N will operate it the saturation region and will supply it eather v after current to negative process of discharging t figure 13-22(d) shows the trajectory of the operating point of Q_N as C is discharged. Here we are interested in the interval t_{PHL} during which v_D reduces from V_{CN} to V_{CN} . Correspondingly, the operating point of Q_N moves from E to M. For a portion of this time, corresponding to the segment EF of the trajectory, Q_N operates in saturation. Then at V_{CN} is the segment of the trajectory of the process of the segment of the trajectory of the process of the segment of the trajectory of the process of the segment of the trajectory of the segment of the trajectory of the trajectory of the segment of the trajectory of the segment of the trajectory of the trajectory of the segment of the trajectory of the trajectory of the segment of the segment of the trajectory of the segment of the segment of the trajectory of the segment
= 1 , 1 and Q enters the trickle region

A simple approach for determining $r = \cos s$ is of first calculating the average value of the current supplied by Q_{s} over the segment FM. Then, we use this average value of the discharge current to determine r = by in each of the charge balance equation

$$I = t_i = \{ \{1, \dots, 1 = 2\} \}$$

resulting in

$$t_{tot} = \frac{e(t_{st})}{2t_{ss}} \tag{13.60}$$

He value of 7 can be found as follows

$$I_{as} = \frac{1}{2} [\tau_{-c}(\Gamma) + \tau_{-s}(M)]$$
 (13.61)




Figure 15-22 Denim point to the tension of the Most area (a) even (b) > 10 put waveforms; (c) equivalent circuit during the capacitor discharge, (d) trajectory (10 pirition) the input goes high and C discharges through Q_0 .

where

and

0

Note that we have issumed e a Combining Eqs. (1565) 10 (13/3) provides

1101

where α_n is a factor determined by the relative values of V_i and V_{DL} ;

$$\frac{3V_{tn}}{V_{DD}} + \left(\frac{V_{tn}}{V_{DD}}\right)^{2}$$
 (13.68)

The value of α_n falls in the range of 1 to 2.

An expression for the low-to-high inverter delay, $t = can b_0 a$ item by analysis to the t_{mh} expression in Eq. (13.64).

$$I_{I_{t},I_{t}} = \frac{\alpha}{1 + \frac{\alpha}{T} + 1}$$

VC.

Finally, the propagation decay t_p can be found as the average of t_{PHL} and t_{PLD}

$$t_P = \frac{1}{2}(t_{PML} + t_{PLM})$$

Lemme, from et trade et als militaria (1865), enables us to make a number of ischall observations:

- 1. As expected the two components of some equalized has electry the effect ratios to equalize k_p and k_p , that is, by matching Q_s and Q_{p^p}
- 2. Since t_p is proportional to C, the designer should strive to reduce C. This is a threved by using the minimum possible channel length and by minimizing wrong and other particular conditions. Careful layers of the chapter less this significant recreation in such capacitances.
- 3 Office a process to task with a contrarse indicating primater whom result in starter proportion of a service in much however that for such processes () is made seed and thus the value of a materials of the same time and contributation.
- **4.** Using Force B is entropy in a suit in conduction of the Lowever, should be exercised force assoming indicased the size of the devices are cases the value of C, and thus the expected rock to the ton fit not notionalize. Recuesing they increasing the how ever as in of ective strategy where it is communated by components not fireetly related to the size of the driving device, such as wiring or timout devices.
- 5 A larger stop x coltains to recells in a lower. However, to acceremined by the process teem ology and thus is office not under the colato of the designer. Furthermore, in the notices teemocopies in which derice sizes at reduced require lower to see Table 2.4.1). A microsting ractor for lowering to as the need to keep the dynamic power dissipation at acceptable levels inspects of nearly high density chaps. We will take more to say on the point shortly.

These observations clearly inhistivite the conflicting requirements and he tilde offs available in the design of a CMOS digital integrated circuit (and indeed in any engineering design problem).

An Alternative Approach. The formale derived above for a find resimilar the deliverance for investors in dependented in deep submicron technologies. This arises be cause of the velocity saturation effect, which we shall discuss briefly in Section 13.7. There




Figure 13.23 Equivalent circuits for determining the propagation delays, and, and bit, of their one

we will see that velocity saturation results in lower MOSFFT currents in the saturation regorance hence in increased delay times. To deal with this problem, we present a very simple attendance approach to estimating the inverter propagation delay.

Figure 13.23 illustrates the alternative approach. During the discharge delector, V replaced by an equivalent resistance $R_{\rm c}$. Similarly, during the charging deas V, V replaced by an equivalent resistance $R_{\rm p}$. It is easy to show that

$$I_{PHL} = 0.69 R_N C (13.68)$$

and

$$t_{PLH} = 0.69 R_P C {13.69}$$

Empirical values have been found for R_N and R_P ,

$$R_N = \frac{12.5}{(W/L)_n} k\Omega \tag{13.70}$$

$$R_p = \frac{30}{(W/L)_p} k\Omega \tag{13.71}$$

Furthermo c, it has been found that these values apply for a number of CMOS fabrication processes including 0.25 μm, 0.18 μm, and 0.13 μm (sec Hodges et al., 2004)

Anumapin (LAS)

For the C25-tim process characterized by $V_{eff} = 2.5 \text{ V}_{eff} = 1.5 \text{ V}_{eff} = 3.5 k_0' = 115 \text{ k A/V}^2$, find $V_{eff} = 7.5 \text{ and } V_{eff}$ for an inverter for which $W_{eff} = 1.5 \text{ and } W_{eff} = 3$, and for C = 10 fF. Use both the approach based on average currents and that based on equivalent resistances, and compare the results obtained. If to save on power dissipation the inverter is operated at $V_{Eff} = 2.0 \text{ V}$, by what factor does t_P change?

Solution

(a) Using the average current approach, we determine from Eq. (13.65),

and using Eq. (13-64),

$$a = \frac{2}{2 \cdot 0.5} + \frac{0.5}{2.5} = \frac{1}{2.5}$$

Since $V_{to} = V_{to}$

$$t = -2 \frac{1.7 + 10 + 10}{110 \times 10^{-9} \times 1.5 \times 2.5} = 41.2 \text{ ps}$$

and we can determine t_{PLH} from Eq. (13.66) as

$$t_{PLH} = \frac{1.7 \times 10 \times 10^{-15}}{(110/3.5) \times 10^{-6} \times 3 \times 2.5} = 72.1 \text{ ps}$$

 $\alpha_n = \alpha_n = 1.7$

The propagation delay can now be found as

$$t_P = \frac{1}{2}(t_{PHL} + t_{DLH})$$

= $\frac{1}{2}(41.2 + 72.1) = 56.7 \text{ ps}$

(b) Using the equivalent resistance approach, we first find R_N from Eq. (13.70) as

$$R_N = \frac{12.5}{1.5} = 8.33 \text{ k}\Omega$$

and then use Eq. (13.68) to determine t_{PHL} ,

$$t_{PHL} = 0.69 \times 833 \times 10^{3} \times 10 \times 10^{-15} = 57.5 \text{ ps}$$

Similarly we use Eq. (13.71) to determine R_P .

$$R_P = \frac{30}{3} = 10 \,\mathrm{k}\Omega$$

and Eq. (13.69) to determine t_{PLH} ,

$$t_{PLh} = 0.69 \times 10 \times 10^{3} \times 10 \times 10^{-15} = 69 \text{ ps}$$

Thus, while the value obtained for $t_{P,H}$ is higher than that found using average currents, the value for t_{PLH} is about the same. Finally, t_P can be found as

$$t_0 = \frac{1}{2}(57.5 + 69) = 63.2 \text{ ps}$$

which a little higher than the value found using average currents.

Example 13.5 continued

To find the change in propagation deays obtained when the inverter is operated at T=24 we have to use the method of everage currents. The dependence on the power supply voltage is disorted in the empirical values of R_N and R_P .) Using Eq. (13.65), we write

$$\alpha_{1} = \frac{2}{\frac{7}{4} - \frac{3 + 0.5}{2} + \frac{0.5}{2}} = 2.1$$

The value of t_{PHI} can now be found by using Eq. 13.61)

$$t_{PHL} = \frac{2.1 \times 10 \times 10^{-15}}{110 \times 10^{-6} \times 1.5 \times 2} = 63.6 \text{ ps}$$

Similarly, the value of $\alpha_i = \alpha_i = 2.1$ can be substituted in eq. (-3.50) to obtain

$$I_{PLH} = \frac{2.1 \times 10 \times 10^{-15}}{(110/3.5) \times 10^{-6} \times 3 \times 2} = 111.4 \text{ ps}$$

and tp can be calculated as

$$t_P = \frac{1}{2}(63.6 + 111.4) = 87.5 \text{ ps}$$

Thus, as expected, reducing T_{DD} , has resulted in increased propagation delay

Before leaving the subject of propagation delay are should emphasize that had analy using the simple formulas above should not be expected to yield precise results Rale a value is in obtaining design insight. Precise results can always be obtained using SPICL and Multisum simulations (see examples in Appendix B and the extensive materia, on the U and the website). However, it is never a good, dealto use simulation if one does no kills beforehand approximate values of the expected results.

EXERCISES

- 13.14 For a CMOS inverter fabricated in a 0.18- μ m process with $V_{DD}=1.8$ V, $V_{in}=-V_{ip}=0.5$ V, $k_n'=4k_p'=300~\mu\text{A/V}^2$ and having $(W/L)_n=1.5$ and $(W/L)_p=3$, find t_{PHL} , t_{PLH} , and t_p when the equivalent load capacitance C=10 fF. Use the method of average currents. Ans. 24.7 ps; 49.4 ps; 37 ps
- D13.15 For a CMOS inverter fabricated if a 0 = 3 μm process use the equivalent resistances approach to determine B I , and cB I so that t, H = T_{II} , = 50 ps, when the effective load capacitance C = 20 fF.
 Ans. 3.5; 8.3

13.3.2 Determining the Equivalent Load Capacitance C

Having determined the prepagation delay of the CMOS taverter in terms of the equivalent load capacitance () if now remains to determine the value of C. For this purpose, a thorough understanding of the various capacitances in a MOS transistor is essential, and we uge the reader to review the material in Section 9.2.1.

Figure 13.24 shows the circuit for determining the propagation delay of the CMOS inverter formed by Q_1 and Q_2 . Note that we are showing the inverter driving a similar inverte formee by transitions of and or his effects apprictical situation and will below explain how to do con medical planetary of a criven inverter to the equivalent capacitance Catalic output of the area for a decisials affact formechs Quarton.

Lightended and good 24 are the various transistor copacitances that himself to the output node of the O Control of Also survais the wiring eapacitance it which represents the capacitance of the wine or inferenneet if it is sincers the outpar of the Q. Q. inverter to the input of the Que, inverse littlesornest supacitimes have be one increasing v dominant as the technology has a field down in city, since helta. It designers hold the view that interemneet peses a cica er Diagram in the speed of operation man the transis tors themselves. We will discuss this topic briefly in Section 13.5.




Figure 13-24 irout for analyzing the propagation delay of the inverter formed by I and O which is $A \propto e^{-\epsilon}$ and A = 1 inverter formed by Q_1 and Q_4 .

A glance at the circuit in Fig. 13.29 should be sufficient to indicate that a pencil and paper and years is virtually impossible. That, of course as the reason we opted for the simplilication of replacing all these capacitances with an equivalent capacitance C. Before we consider the determination of Corris useful to observe that during to on to, the output of the tirst inverter changes from 0 to 31, 2 or from 1 to 21, 2, respectively. It follows that the second inverter remains in the same state during each of our indivision itervals. This obsersation will have an important bearing on our estimation of the equivalent input capacitance of the second inverter. Let's now consider the contribution of each of the capacitances in riz. 13.24 to the value of the equivalent load cipaci ance C

1. The gate drain over ap capacitance of O_{ij} can be replaced by an equivalent capacitance rance between the output noce are ground of 2c. The factor 2 arises because of the Miller effect. Section 9.4.4). Specifically, refer to Fig. 13.25 and note that as goes Fig.) and goes low by the seme amount, the change in votage across Collis twice that mount. Thus the output node sees in effect twice the value of C. The same applies for the gate Grain overlap capacita second Q. C., which can be replaced by a capacibetween the output node and ground

- 2 Each of the drain body capacitances cound to has a terminal at a constant voltage. Thus for the purpose of our analysis here to find to can be replaced with a capacit made between the output in do and ground. Note however, but the him given it. Section 9.2. I have clear ting to find to are small senal matrix, whereas the analysis here is obviously a large signal one. A texting to him developed for finding occasionant argument values for to find to get he et al., (2004) and Rabaey et al., (2003))
- 3 Since the second inverter loes not switch take two will associate that the input capacitances of Q and Q remain approximately constant and equal to the lot distance takes (11.1) (1.4)

$$C_{R3} + C_{R4} = (WL)_1 C_{ox} + (WL)_4 C_{ax} + C_{gain3} + C_{gain4} + C_{gain4} + C_{gain4}$$
 (13.72)

4. The last comporer to first the wire in a pair made and strip and destroy of C.

Thus, the total value of C is given by

$$C = 2C_{gdt} + 2C_{gd2} + C_{db1} + C_{db2} + C_{g3} + C_{g4} + C_{w}$$
 (13.73)




Figure 13.25 The Miller multiplication of the feedback capacitance Code

Consider a CMOS inverter table ated in a 0.25-µm process for which $t = 0.11 \, \mu m / \mu t = 118 \, \mu V / \mu t = 3.0 \, \mu V / t = 1 - 0.8 \, V \, and 1 = 2.8 \, V \, The / h / ratio of <math>Q$ is 0.3.55 µm of 2.5 µm and his tor Q is 1.125 µm of 2.5 µm. The given source and gate drain over lap capacitances are specified to be 0.3. If μ m of gate width Further the effective charges gual) values of drain body a spacitimess are C in the and $C_{abg} = 1.1$. The wiring capacitance C is 0.2. If C and C and C when the inverter is drain gan identical inverter.

Solution

First we determine the value of the equivalent capacitimes Clasma Eqs. (13.72) and (13.73).

$$C = 2C_{gd1} + 2C_{gd2} + C_{db1} + C_{db2} + C_{g3} + C_{g4} + C_{w}$$

where

$$C_{gd1} = 0.3 \times W_p = 0.3 \times 0.375 = 0.1125 \text{ fb}$$

 $C_{gd2} = 0.3 \times W_p = 0.3 \times 1.125 = 0.3375 \text{ fb}$

$$C_{db1} = 1 \text{ fF}$$

 $C_{db2} = 1 \text{ fF}$
 $C_{x3} = 0.375 \times 0.25 \times 6 + 2 \times 0.3 \times 0.375 = 0.78/5 \text{ fF}$
 $C_{x4} = 1.125 \times 0.25 \times 6 + 2 \times 0.3 \times 1.125 = 2.3625 \text{ fF}$
 $C_{x} = 0.2 \text{ fF}$

Thus.

$$C = 2 \times 0.1125 + 2 \times 0.3375 + 1 + 1 + 0.7875 + 2.3625 + 0.2 = 6.25 \text{ fF}$$

Next we use Eqs. (13.64) and (13.65) to determine t_{PHI} .

$$\frac{2}{4} = \frac{2}{2} + \frac{1}{2}$$

$$t_{PHE} = \frac{1.7 \times 6.25 \times 10}{115 \times 10^{-6} \times (0.375 \times 0.25) \times 2.5} = 24.6 \text{ ps}$$

Similarly, we use Eqs. (13.66) and (13.67) to determine t_{PLH} ,

$$\alpha_p = 1.7$$

$$r_{PLH} = \frac{..7 \times 6.25 \times 10^{-15}}{30 \times 10^{-6} \times (1.125/0.25) \times 2.5} = 31.5 \text{ ps}$$

Finally, we determine t_F as

$$t_P = \frac{1}{2}(24.6 + 31.5) = 28 \text{ ps}$$

- 13.16 Consider the invester specified in Example 13.6 when leaded with an additional 0.1 pF capacitines. What will the propagation delay become?

 Ans. 437 ps
- 13.17 In an attempt to decrease the area of the inverter in Example (3.6 (197)) is made equal to (197). What is the percentage reduction in area achieved 'find the new values of correct conditions sume that Cana does not change significantly.

 Ans. 50%, 4.225 fF; 16.6 ps; 21.3 ps; 19 ps
- 13.18 For the inverter of Example 13.6, find the next mum frequency at which it can be operated Ans. 17.9 GHz

13.3.3 Inverter Sizing

In this section we address the question of selecting appropriate (B/I) ratios for the 'wo transitions O and Q_{ℓ} in an inverier. Our reasoning ian be summarized as follows:

1 To mit innze area, the length of all channels is usually made equal to the minimum length permitted by the given technology.

- 2 In a given inverter if our interest is strictly to minimize area, (B=1) is usually call in the range 1 to 1.5. The selection of (B=1) relative to (B=1) has incluence or noise margins and (C=1). Both are optimized by matching (Q), and (Q=1) his hole of usually wasteful of area and equally important confinerase the effective capactures of that although (C=1) is made equal to (C=1), the value of both can be higher from (D=1) as without including see Problem 13.40). Thus selecting (B=1) is a frequently used compromise.
- 3. Having settled on an appropriate ratio of (B=1) to (B=1) we still have to (B=1), to reduce t, and this allow his her speeds of operation. Any more, (B=1), and proportionally in (B=1) will of course increase area and hone inverter contribution to the value of the equivalent capacitives (C=10 be more, item express C as the sum of an intrinsic component (== contributed by O= and (P=0) inverter, and an extrinsic component (== contributed by O= and (P=0) inverter, and an extrinsic component (== contributed by O= and (P=0) inverter, and an extrinsic component (== contributed by O= and (P=0) inverter, and an extrinsic component (== contributed by O= and (P=0) inverter, and an extrinsic component (== contributed by O= and (P=0) inverter, and an extrinsic component (== contributed by O= and (P=0) inverter.

$$C = C_{\text{int}} + C_{\text{ext}} \tag{13.74}$$

It creasing a R - R and R - R of the inverter by a factor N relative is that of a minimum size inverter for which $C_{\rm int} = C_{\rm into}$ results in

$$C = SC_{ip10} + C_{cat} \tag{13.75}$$

Now if we is a the equivalent resistances approach to complete t_i and define a equivalent inverter resistance $R_{\rm eq}$ as

$$R_{eq} = \frac{1}{2}(R_N + R_P) \tag{13.76}$$

then,

0

$$t_P = 0.69 R_{eq} C {(13.77)}$$

Further if for the minimum size invertex $R_{\rm eq}$ is $R_{\rm eq}$, increasing W/V and W/V/V, by the factor S reduces $R_{\rm eq}$ by the same factor:

$$R_{so} = R_{soo}/S \tag{13.78}$$

Combining Eqs. (13.77), (13.78), and (13.75), we obtain

$$t_{P} = 0.69 \left(\frac{R_{eq0}}{S} \right) (SC_{ini0} + C_{ext})$$

$$t_{P} = 0.69 \left(R_{eq0} C_{ini0} + \frac{1}{S} R_{eq0} C_{ext} \right)$$
11: 74

We thus see that scaling the W? ratios does not change the component of t, could the capacitances of Q, and Q, It does, nowever, reduce the component of t, take sults from capacitances external to the inverter itself. It to llows that one can be

Eq. (13.79) to decide on a suitable scaling factor S that keeps t_p below a specified maximum value keeping in mind at course the effect of increasing S on silicon area

13.19 For the inverter analyzed in Fxample 13.6

(a) Find the intrinsic and extrinsic comporents of (

b) By what factor mest B/A and A/A are note used to reduce the extransic part of A/A by a factor of 2?

(c) Lstimate the resulting ...

(d) By what factor is the inverter area increased?

Ans. (a) 2.9 fF, 3 35 fF, (b) 2, (c) 20.5 ps; (d) 2

13.3.4 Dynamic Power Dissipation

The neg ie ble static power di sipation of CMOS has beer a significant factor in its commarce as fac technology of chere: reinip e nenting high density v1 SI circuits. However, as the number of gates oer chip steads v increases, he aviiance power dissipation has been me a serious issue. The fynamic power fissipated in the CMOS inverter is given by Eq. 15.35), which we repeat here as

$$P_{\rm dyn} = fCV_{DD}^* \tag{13.80}$$

where f is the frequency at which the gate is switched It follows that minimizing C is in effective means for reducing dynamic power dissipation. An even more effective strategy is the use of a lower power supply voltage. As we have mentioned CMOS process technologies now utilize k = varies o(1) V or less these newer chips, however, pack it ucli more circuitry of the chip (as many as 2.3 billion transistors) and operate at higher frequencies (microprocesse) clock frequencies above 3 GHz are now available). The dynamic power dissipation of such high-density chips can be over 100 W.

an addition to the dynamic power dissipation that results from the periodic charging and discharging of the inverter load capacitance, there is another component of power dissipation that results from the current hat flows through Q and Q_N during every switching event. Figure 13.26 shows this inverter current as a function of the input voltage. For a matched inverter. We note that the current peaks at $v_0 = V_0 = 0$. Since at this voltage both Q_N and Q_D operate in saturation, the peak current is given by

$$T_{n,n} = \frac{1}{2} \mu t \left(-1 \frac{W}{T_{n,n}} \frac{c_{n,n}}{2} + 1 \right)$$
 (13.81)

The width of the correct pulse will depend on the rate of change of γ_0 with time, the slower the ris n_k edge of the input waveform, the wider the current pulse and the greater the energy drawn from the supply on general, however, this power component is usually much smaller than P_{dyn} .




Figure 13.26 The current in the CMOS inverter versus the input voltage

EXERCISE

13.20 Find the dynamic power dissipation of the inverter analyzed in I xample 13.6 when operated at a 1-GLZ frequency. If this inverter is switched at its maximum possible operating frequency, what is the value of the power-delay product?

Ans. 39 µW; 19.5 fJ

13.4 CMOS Logic-Gate Circuits

In this section, we build on our knowledge of inverter design and consider the design of CMOS circuits that realize combinational logic functions. In combinational circuits, the off put at any time is a function only of the values of input signals at that time. Thus, tiescal cuits do not have memory and do not employ feedback. Combinational logic circuits to used in large quantities in a multitude of applications, indeed, every digital system certains large numbers of combinational-logic circuits.

13.4.1 Basic Structure

A CMOS logic circuit is in effect an extension, or a generalization of the CMOS inverter. The inverter consists of an NMOS pull down transistor, and a PMOS pull-up trans for operated by the input vo tage in a complementary fashion. The CMOS logic getecors of two networks the pull-down network (PDN) constructed of NMOS transistors and the pull-up network (PUN) constructed of PMOS transistors (see Fig. 13.27). The two neworks are operated by the input variables in a complementary fashion. Thus for the three-input gate represented in Fig. 13.27, the PDN will conduct for all input combinations that require a low output ()—()) and will then pull the output node down to greate




Figure 13.27 Representation of a three-input CMOS logic gate. The PUN comprises PMOS transistors, and the PDN comprises NMOS transistors.

cating a zero voltage to appear a the output, —0. Similtuneously, the PUN will be off, and no direct depath will exist be ween I—and ground. On the other hand, all input combinations that c. If for a high output () —1) will cause the PUN to conduct, and the PUN will then pill the output node up to I—establishing an output voltage — I'—Simultaneously, the PDN will be cut off, and again no decurrent path hetween I—and ground will exist in the circuit.

Now, since the PDN comprises NMOS transistors, and since an NMOS transistor conducts when the signal at its gate is high, the PDN is activated (i.e., conducts) when the inputs are high. In a dual manner, the PUN comprises PMOS transistors, and a PMOS transistor conducts when the input signal at its gate is low, thus the PUN is activated when the inputs are low.

The PDN and the PLN each attilizes devices in parallel to form an OR function, and devices in series to form an AND function. Here, the OR and AND notation refer to current flow or conduction. Figure 13.28 shows examples of PDNs. For the circuit in Fig. 13.28(a), we observe that Q_i will conduct when A is high $C_i = A$ and will then pull the output node down to ground $C_i = C \cdot V_i$.) O Similarly, Q_i conducts and pulls A down when A is high or B is high, which can be expressed as

$$\bar{Y} = A + B$$

or equivalently

$$Y = A + B$$

The PDN in Fig. 13-28 b) will conduct only when A and B are both high simultaneously. Thus Y will be low when A is high and B is high,

or equivalently



Figure 13-28 Examples of pull down networks




Figure 13.29 Examples of pull-up networks

As a final example, the PDN in Fig. 13. Second to conduct and cause I to be 0 where is high or when B and C are both high, thus

$$\bar{Y} = A + BC$$

or equivalently

$$Y = A + BC$$

Next consider the PUN examples shown in Fig. 13.29. The PUN in Fig. 13.29 conduct and pull Y up to $V_{DD}(Y=1)$ when A is low or B is low, thus

$$Y = A + B$$

The PUN in Fig. 13-29(b) will conduct and produce a high output $s=(t-1)^{-1}$ when 4 and B are both low, thus




Figure 13.30 Usual and alternative circuit symbols for MOSFETs

Finally the PUN in Fig. 13.29 casell conduct and care I to be high clogic to diffusion or if B and C are both low; thus,

Having developed an understanding and an appreciation of the structure and operation of PDNs and PUNs, we now consider complete CMOS gates before doing so however, we wish to introduce alternative circuit symbols, that are almost a river ally used for MOS transisters by digital circuit designers. Figure 13-00 shows our useal symbols cleft) and the corresponding odly all symbols (right). Observe that the symbol for the PMOS transistor with a circle at the gate terminal is intended to indicate that the signal at the gate has to be low for the device to be activated in a to conduct. Thus, in terms of locus circuit terminology, the gate terminal of the PMOS transistor is in active low inplies. Bost less indicating this property of PMOS devices the digital symbols onat any indication of which of the fevice terminals is the source and which in the drain. This should cause no difficulty at this stage of our study, simply remember that for an NMOS transistor, the drain is the terminal that is at the higher voltage (current flows from drain to source), and for a PMOS transistor the source is the terminal that is at the higher voltage content flows from source to drain. To be consistent with the Trenature, we shall be decreated in sections where our issual symbols help in understanding circuit operation.

13 4.2 The Two-Input NOR Gate

We first consider the CMOS gate that realizes the two input NOR function

$$Y = \overline{1+B} = AB \tag{13.82}$$

We see that 1 is to be low (PDN conducting) wher 4 is high or B is high. Thus the PDN consists of two parallel NMOS desices with 4 and B as inputs (i.e., the circuit in Fig. 13-28a). For the PUN, we note from the second expression in Eq. (13-82) that 1 is 10 be high when 4 and B are both low. Thus the PUN consists of two series PMOS devices with 4 and B as the inputs (i.e., the circuit in Fig. 13-29b. Put ing the PDN and the PUN together gives the CMOS NOR gate shown in Fig. 13-31. Note that extension to 1 higher number of inputs is straightforward. For each additional input, an NMOS transistor is added it parallel with Q_{ij} and Q_{ij} , and a PMOS transistor is added in series with Q_{ij} and Q_{ij} .




Figure 13.31 A two-input CMOS NOR gate

13.4.3 The Two-Input NAND Gate

The two input NAND furction is described by the Brokear expression

$$Y = \overline{AB} = \overline{A} + \overline{B} \tag{1383}$$

To synthesize the PDN we consider the input combinators that require Σ to be low 7.7 is only one such combination, namely. Find B both high. Thus the PDN simply compuse two NMOS transitions in series, such as the arcuit in Fig. 15.28b). To synthesize the PN we consider the input combinations that result in Σ being high. These are found from the second expression in Fig. 13.83 has 4 low or B low. Thus, the PUN consists of two participants as stors with 4 and P applied to their pares (such as the circuit in Fig. 13.29b) for ting the PDN and PUN together results in the CMOS NAND gate in prenertator shown in Fig. 13.2. Note that extension to a higher number of inputs is strughtforward. Fit cast




Figure 13.32 A two-input CMOS NAND gate

additional input, we add an NMOS transister in series with Q_{na} and Q_{na} and a PMOS transister in series with Q_{na} and Q_{na} and a PMOS transister in series with Q_{na} and Q_{na} sisterin priadel with () and)

13.4.4 A Complex Gate

Consider next the more complex logic function

$$Y = A(B + CD) \tag{13.84}$$

Since Y = I(B + CD) are section. Finally healther new for Phigh and Simultaneous venture Bfigures could be both fight from which the IDN is fire, thy obtained to obtain the PUN we next to explose 1 in terms of the complemented variables. We do this through repeated application of DeMorgan's law, as follows:

$$Y = \overline{A}(B + \overline{CD})$$

$$1 + B + (T)$$

$$1 + B + (T)$$

$$= \overline{A} + \overline{B}(\overline{C} + \overline{D})$$
(13.85)

This I is high to 11 by or B to a aid a theretor is low. The corresponding complete CMOS circuit will be as shown in Fig. 13.33.

13.4.5 Obtaining the PUN from the PDN and Vice Versa

From the CMOS gate circuits considered thas far leg, that in Fig. 13.33s, we observe that the PDN and the PUN are dual networks: Where a series branch exists in one, a paral el branch exists in the other. Thus, we can obtain one from the other, a process that can be simpler than having to synthesize each separately from the Boolean expression of the function For instance, in the circuit of Fig. 13.33, we found it relatively easy to obtain the PDN, sun ply because we already had \bar{Y} in terms of the uncomplemented inputs. On the other hand, to obtain the PUN, we had to man pulate the given Boolean expression to express 1 as a funcfrom of the complemented variables, the form convenient for synthesizing PUNs. Alternafively, we could have used this au into property to obtain the PUN from the PDN. The reader sudged to refer to Fig. 13.33 to convince herself that this is indeed possible

It should however be mentioned that at times it is not easy to obtain one of the two networks from the office using the duality property. For such cases, one has to resort to a more ta rous process, which is beyong the scepe of this book (see Kang and Lebleba), 1999)

13.4.6 The Exclusive OR Function

An important for effect that ofter crises in logic design is the exclusive OR (XOR) function,

$$Y = 4B + 4B \qquad 1.86)$$

We abserve that since a truther than You signer, it is easier to southesize the PUN. We note, however, that unfortunately Y is not a function of the complemented variables orly (as we




Figure 13.33 CMOS realization of a complex gate.

would like it to be). Thus we will need adoptions inverters. The PLN chronid incoming (13.86) is shown in Fig. 13.84 to Note that the O-O-branch regives different B where is the O-O-branch regards she second time (4B). Netcally increase additional inverters to generate \overline{A} and \overline{B} .

As for synthesizing the PDN we can obtain it is the dual network of the PUV is 1.2-1.5 show Alternatively we can develop in expression for Y are use it to so the zet PDN. Leaving the first approach for the relative to do a can exercise we see it zero direct synthetic approach. DeMorgan class can be applied to the expression in Eq. (18) to obtain Y as

$$\bar{Y} = AB + \bar{A}\bar{B} \tag{13.87}$$

The corresponding FDS will be as in Fig. 15.34th which shows the CMOS registronic fluenching CR function accept for the two additional reserves. Note that the realist OR requires 12 transistors for 15 realization a refler complex network 1 at a m Section 32 we shall show a simpler realization of the XOR employing a different form of CMOS logic.

Another interesting observation follows from the circuit in Fig. 3.34(b). The PDN and the PLN here are not due I networks. I ideed during of the PDN and the PCN is not one sary condition. Thus, atthough a diag of PDN (or PUN) can always be used for PLN. PDN), the two networks are not necessarily duals.




Figure 13-34 * f to fine to coff coff coff to fine to the two fines are fines as for the synthesized directly from the expression in Eq. (13.87). Note that two inverters (not shown) are needed to dual networks, however, a realization based on dual networks is possible (see Problem 13.47).

13 4 7 Summary of the Synthesis Method

- 1. The PDN can be most directly synthesized by expressing \tilde{Y} as a function of the $m \in \mathbb{N}$ plemented variables. If complemented variables appear in this expression additional inverters will be required to generate them.
- 2. The PUN can be most directly synthesized by expressing Y as a function of the complemented variables and then applying the uncomplemented variables to the gates of the PMOS transistors. If uncomplemented variables appear in the expression additional inverters will be needed.
- 3 The PDN car by obtained from the PUN and vice verso using the deality property

13.4.8 Transistor Sizing

those a CMOS gardeness this keep generated the only sign from the step remaining in the discussion decide on at t matrix for an devices. These ratios usually are relected to provide the gardeness with consent driving capability in both directions equal to that of the basic invertex design, denote (B,L) = n and (B,L) = p, where n is usually 1 to 1.5 and for a matched design, $n = (\mu, \mu, \mu)$ is although often $p \neq 2r$ and to rather uncareary -n. Thus, we wish to select individual of L ratios for all transistors at a logic pare so that the PDN should be ble to provide a copacitor discharge outlent at a cost equal to that of an NMOS in assistor with B,L = n, and the PLN should be oble to

provide a charging current at a ast equal to that of a PMOS transistor with WIL as This will guarantee a weist case gate delay equal to that of the beste inverter

In the preceding description, the idea of "worst case" should be emphasized It meg or in deciding on device sizing, we should find the input combinations that result in the exoutput current and then choose sizes that will make this current equal to that of the soriverter. Before we consider examples, we need to address the issue of determinant current driving capability of a circuit consisting of a number of MOS devices. In otherwise we need to find the equivalent B(t) cano of a network of MOS transistors. Lowerd $\theta_{A(t)}$ we consider the parallel and series connection of MOSLETs and find the equivalent of ratios.

The derivation of the equivaleng H. L. ratio is based on the fact that the or resistance a MOSEET is inversely proportional to 11.7 (see Eqs. 13.70 and 13.41). The standard of MOSFFTs having ratios of (# 1), (# 1) . , the connected in series, the equiv series resistance obtained by adding the on-resistances will be

$$R_{\text{series}} = R_{N1} + R_{N2} + \cdots$$

$$= \frac{\text{constant}}{(W/L)_1} + \frac{\text{constant}}{(W/L)_2} + \cdots$$

$$= \text{constant} \left[\frac{1}{(W/L)_1} + \frac{1}{(W/L)_2} + \cdots \right]$$

$$= \frac{\text{constant}}{(W/L)_{eq}}$$

resulting in the following expression for (H, L) , for transistors connected a series

$$(W/L)_{eq} = \frac{1}{\frac{1}{(W/L)_1} + \frac{1}{(W/L)_2} + \cdots }$$
 (13.88)

Similarly, we can show that the parellel connection of transistors with 1 / ratios it of ... $(W/L)_2, \ldots$, results in an equivalent W/L of

$$(W/L)_{eq} = (W/L)_1 + (W/L)_2 + \cdots$$
 (13.89)

As an example, two identical MOS transistors with richvidual # 7 ratios of 4 residen an equivalent # 1 of 2 wher connected in series and of 8 wher corrected in partiel

As at example of proper sizing considering four input NOR in Fig. 1538. Here to worst case (the lowest current) for the PDN is obtained when only one of the NMOS transtors is conducting. We therefore select the # 7 of each NMOS transactor to be epaltic ma of the NMOS transistor of the basic inverter, naticly, it For the PUN, however the west ease situation (and insteed the only case) occurs when all hiputs are low and the our sens PMOS transistors are conducting. Since the equivalent B. I. will be one quester of the C.

[&]quot;This statement is simes that the total effective expredance of the real states the semi-soft to the inverter Ir actual practice the visite of C will be train or a six sequently is to large in the sat Another way of thinking about this is as follows: Connecting MOS trainister in series vectorile adding the lengths of their charmels while the width dozen or charge connecting MrN transitors parallel does not charge the channel lim, to but increases the wiell to the ain or the #'s



Figure 13-35 Proper transition status for a finite provided Note that manufigure to he B / retire of Q_n and Q_p , respectively, of the basic inverter



Engure 13/36 Proper transistor sizing for a tour input NAND gate. Note that a cresp denote the 11/2 riting of Q and Q' , respectively, of the basic rive for

each PMOS device, we should select the W.L. ratio of each PMOS transistor to be four times that of Q of the basic inverter, that is 4p

As another example, we show in Fig. 13.36 the proper sizing for a four input NAND. gate. Comparison of the NAND and NOR gates in Figs. 14.35 and 13.36 indicates that

because p is usually two to three times a, the NOR gate will require in a higherent archite NND gate. For this reason, NAND gates are generally preferred to impartmenting combinational logic functions in CMOS.

Einnight TEX

Provide transistor WI ratios for the logic circuit shown in Fig. 13.37. Assume that for the basic inverter n=1.5 and p=5 and that the channel length is 0.25 μ m.




Figure 13.37 Circuit for Example 13.7.

Solution

Refer to Fig. 3.37, and consider the PDN first. We note that the worst case occurs when Q_{s_0} sion and either Q_{s_0} or Q_{s_0} , is on. That is, in the worst case, we have two transistors it series. Therefore we select each of Q_{s_0} , Q_{s_0} , and Q_{s_0} to have twice the width of the m-Claim elides ce in the basic inverter, thus

$$Q_{NB}$$
: $W/L = 2n = 3 = 0.75/0.25$
 Q_{NC} : $W/L = 2n = 3 = 0.75/0.25$
 Q_{ND} : $W/L = 2n = 3 = 0.75/0.25$

For transistor $Q_{n_{1}}$, select B(I) to be equal to that of the n channel device if the basic inverter

$$Q_{NA}$$
: $W/L = n = 1.5 = 0.375/0.25$

Next, consider the PLN. Here, we see that in the worst case, we have three transistors in series: $Q_{p,q}$ Q_{PC} , and Q_{PD} . Therefore, we select the W/L ratio of each of these to be three times that of Q_{PD} in the basic

$$Q_{PA}$$
: $W/L = 3p = 15 = 3.75/0.25$

$$Q_{PC}$$
: $W/L - 3p = 15 - 3.75/0.25$

$$Q_{PD}$$
: $W/L = 3p = 15 = 3.75/0.25$

Finally, the WL ratio for Q_{pp} should be selected so that the equivalent WL of the series connection of Q_{pg} and Q_{pg} should be equal to p. It follows that for Q_{pg} the ratio should be 1.5p,

$$Q_{20}$$
: $W/L = 1.5p - 7.5 = 1.875/0.25$

Figure 13.37 shows the circuit with the transistor sizes indicated

13 4 9 Effects of Fan-In and Fan-Out on Propagation Delay

Each additional mone to a CMOS of requires two additional transistors one NMOS and one PMOS. This is a contrast to other totals of MOS by a where each additional input requires on vione additional translator esce Section 1-1). The additional translator in CMOS not only increases the chip area by also receases the total officerive capacitance per gate and in turn it creases the propagation do as. The size scaling method described caract compenrates for some (but not all) of the increase in the Specifically, he force as ne device size, we are able to preserve the current driving capability. Towaver, he capacitance Concreases because of north the acreased number of aputs and the increase in device size. Thus row l still increase with firm it ac' that empises a practical limit on the fan in of, say the NAXD gate to about 4. If a facer number of inputs is required from "elever" highe design should be adopted to realize the given Boo can forction with sites of its more than four it puts. This would esually mean on netease in the runiber of cascaded stages and thus an increase in delay. Frowever, such an increase in do a vican be less than the increase due to the large fan-in (see Problem 13.56)

An increase in a gate's fan out adds directly to its load capacitance and, thus, increases IIs propagation delay.

Thus although CMOS has many identitate, it does after from increased circuit complexity when the fair in ano fair out are increased and from the conesponding effects of this complexity on both thip area and propagation felay. Later it Sections 14.1 and 14.2, we stall study some simplified terms of CMOS legic that at empt to reduce this complexity. all hough at the expense of forzeing some of the advantages of bisic CMOS

^{13.21} For a process technology with L. O. Ix jum no. 15 jo. 3, give the sizes of a litronsistors in tala four input NOR and on a four input NAND. Also, give the relative creas of the two gates.

a) NMOS devices 30 / 0.27 0.18, PMOS devices 2.16, 1.18 (b) NMOS devices: W/L = 1.08/0.18, PMOS devices. 0.54/0.18;

NOR area/NAND area = 1.5

13 22 For the scaled NAND gate in Exercise 13.21, find the ratio of the maximum to min mura extreme available to (a) charge a load capacitatice and (n) discharge a load capacitatice.

Ans. (a) 4; (b) 1

13.5 Implications of Technology Scaling: Issues in Deep-Submicron Design

As mentioned in Chapter 4, and in a number of locations throughout the book the nimitary MONE: I channel length has been continually reduced over the past 40 years of so in the new CMOS fabrication technology has been introduced every 2 or 3 years, with the mention in a lowable channel length reduced by about 30%, that is, to 9.7 the value in the pixelying generation. Thus, with every new technology generation, the device area has been reduced by a factor of 1 (0.7 × 0.7) or approximately 2 allowing the fabrication of twices many devices on a chip of the same area. This astounding phenomenon, predicted more bar 40 years ago by Gordon Moore, has become known is **Moore's law** it is this in a year pack an exponentially increasing number of transistors on an 10 chip that has resulted a he continuing reduction in the cost per logic function.

Figure 13.38 shows the exponential reduction in MOSEET channel length (by , favor 2 every 5 years) over a 40 year period, with the dots indicating some of the prominent technology generations, or nodes. Thus, we see the 16 μ m process of the early 1970s, the submorb ($I < 1 \mu$ m) processes of the early 1990s, and the deep submicron ($I = 0.25 \mu$ m) processes of the last decade, including the current 45 nm process. A micro processor chip fabricated in 45 nm CMOS process and having 2.3 billion transistors was announced in 2009. Deep-submorb (DSM) processes present the circuit designer with a host of new opportunities and challenge. It is our purpose in this section to briefly consider some of these.




Figure 13-38. The MOSTLT hum deright has been reduced by a factor of 2 every about 5 teams. he phenomenon, known as Moore's law is continuing.

Gordon Moore is one of the pioneers of the semicond iclor industry and a commor of Intel

13.5.1 Scaling Implications

Table 13.2 provides a summary of the implications of sealing the device dimensions by a factor 1.8, where S_{ℓ} . As well, we assume that $T_{\ell,\ell}$ and V_{ℓ} are scaled by the same factor Although the scaling of S_{ℓ} , has occurred for a number of technology nodes (e.g., from S_{ℓ} for the 0.5 μ m process down to 1.2 V for the 1.13- μ m process S_{ℓ} , has been reduced but not by the same factor. Thus the assumption in row 2 of Table 13.2 is not entirely correct. Nevertheless, our interest lene is to gain a general appreciation for the effects of scaling

Table 13.2 provides the relationships for the various transistor and inverter parameters in order to show how the resulting scale factors are obtained. We thus see that the device area scales by 1.5°, the oxide capacitance C_{ij} , and the transconductance parameters K_{ij} and K_{ij} scale by K_{ij} , and the MOSEFT gate capacitance scales by 1.5°. It is important to note that the component of the inverter propagation delay due to the transistor capacitances (i.e., excluding the wiring capacitance) scales by 1.5°, thus very useful result of scaling implies that the circuit can be operated at 5 times the frequency, that is the speed of ciperation increases by a factor 5° Equally important, the dynamic power dissipation scales by 1.5°. This, of course is a major motivating factor behind the scaling of C_{ij} . Another motivating factor is the need to keep the electric fields in the MOSEFTs vitnin acceptable bounds.

Although the dynamic power dissipation is scaled by 1.5, the power per unit area remains unchanged. Nevertheless, for a number of reasons as the size and complexity of digital IC chips continue to increase, so does their power dissipation, has now become the number-one issue in iC design. The problem is further exacerbated by the static power dissipation, arising from both subthreshold conduction and diode leakage currents, that plagues deep-submicron CMOS devices. We will discuss this issue shortly

Table 13.2 Implications of Device and Voltage Scaling						
	Parameter	Relationship	Scaling Factor			
1	H · · ·		1.5			
2	1,0, 1		1.7			
3	Area Device	W /	, 32			
4		E '1,	``			
5	k' _n , k' _p	$\mu_n C_{ox}, \mu_p C_{ox}$	S			
6	Cgate	WLC	1/5			
7	t _p (intrinsic)	ac/kvnp	1/5			
`	Energy/Switching cycle (intrinsic)	CI ² ,	1.5"			
,	' (n	$f_{\text{mix}} = \frac{G_{M}}{\gamma_{tc}}$	1 \			
1()	Power density	P _{± n})refer ded	1			

SKERGISES.

- 13.23 By what factor does the power delay product PDP change if an inverter is ratificated in a 0.13 µm technology rather than a 0.25-µm technology? Assume $S \simeq 2$.

 Ans. PDP decreases by a factor of 8.
- 13.24 If F_{ij} and F_{ij} are kept constant which entries in Table 13.5 change and lowbut value?

 Ans. F_{ij} now scales by 1.5 the energy synching cycle now scales by 1.5 or by P_{acc} now scales by S_{ij} and the power density now scales by S_{ij}^{acc} (a major problem).

13.5.2 Velocity Saturation

The short channels of MOSTE Is fabricated in deep-submicror processes give rise to physical phenomena not present in long channel devices, and thus to changes in the MOSTE i is characteristics. The most apportant of these **short-channel** effects is **velocity saturation**. Here we refer to the drift velocity of elections in the change of an NMOS transitor (holes in PMOS) under the influence of the longitudinal electric field established by i, in our derivation of the MOSTE i is characteristics in Section 3.1, we assumed that the velocity v_n of the electrons in an n-channel device is given by

$$v_n = \mu_n E \tag{13.6}$$

where E is the electric field given by

$$E = \frac{v_{IIS}}{L} \tag{12.8}$$

The relationship in Eq. (13.90) applies as long as k is below a critical value k, which talsit the range 1 V μ in to 5 V μ in Eor k = k, the drift velocity saturates at a value ψ_{k} of approximate y 10 cm/s. Figure 13.39 shows a sketch of ψ_{k} versus k. Atthough the change from a first to a constant ψ_{k} is gradual, we shall assume for simplicity that ψ_{k} saturates abruptly at k.




Figure 13.39 The velocity of electrons in the channel of in NMOS transistor reach a constant velocity.

10 cm/s when the electric field / reaches a critical value / - V/ im/lar attaction accurs for plants devices.

The electric field E in a short-channel MOSFET can easily exceed F, even though V_{O} is low. If we denote the value of V_{O} at which velocity saturation occurs by V_{O} is then from Eq. (13.91).

$$E_{-} = \frac{V_{DSsat}}{L} \tag{13.92}$$

which when substituted in Eq. (13.90) provides

$$N_{ab} = \mu_a \left(\frac{V_{DN-1}}{L} \right) \tag{13.93}$$

or alternatively,

$$v_{DS_{\text{sat}}} = \left(\frac{L}{\mu_n}\right) v_{\text{sat}} \tag{13.94}$$

Thus, V_{DSym} is a device parameter.

EXERCISE

13.25 Find $I_{LS,sat}$ for an NMOS transistor fabricated in a 0.25- μ m CMOS precess with $\mu_n = 400 \text{ cm}^2/\text{V} \cdot \text{s}$. Let $L = 0.25 \,\mu\text{m}$ and assume $\nu_{sat} = 10^7 \text{cm/s}$.

The $t-\epsilon$ Characteristics. The $t_0 \to t_0$ equations of the MOSEFT can be modified to include velocity saturation as follows: Consider a long-channel NMOS trans stor operating in the triode region with $t_{0.5}$ set to a constant value $L_{0.5}$. The drain current will be

$$i_{D} = \mu_{\pi} C_{ox} \left(\frac{W}{L} \right) v_{DS} \left[(V_{GS} - V_{t}) - \frac{1}{2} v_{DS} \right]$$
 (13.95)

where we have for the time being neglected channel-length modulation. We know from our study in Section 5.1 that i_D will saturate at

$$v_{OS} = V_{OY} = V_{OS} - V_{r} \tag{13.96}$$

and the saturation current will be

$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{GS} - V_i)^2$$
 (13.97)

This will also be the case in a short-of annel device as long as the value of ϵ_{DS} in Eq. (13.96) is lower than V_{DSign} . That is, as long as

$$V_{OV} < V_{DSsat}$$

the cultent t_{ij} will be given by Eqs. (13.95) and (13.97). If, on the other hand,

$$|V_{OP}>|V_{DSant}|$$




Figure 13.40 Selectivisaturation causes the r — characteristic to saturale at k . In seath satural e results in a current I_{Dat} that is lower than the value for a long-channel device.

then we octivisaturation kicks in at $r_0 = V_{\infty,0}$ and r_0 saturates at a value V_{∞} as shown in Fig. 13.40. The value of $I_{\infty,0}$ can be obtained by substituting $v_{\infty} = V_{\infty,0}$ in Eq. 13.95.

$$I_{Deat} = \mu_n C_{or} \left(\frac{W}{L} \right) V_{DSeat} \left(V_{GS} - V_{\ell} - \frac{1}{2} V_{DSeat} \right)$$
(110)

This expression can be simplified by utilizing Eq. (-3.94) to obtain

$$I_{Dsat} = WC_{ox}v_{sat}\left(V_{GS} - V_t - \frac{1}{2}V_{DSsat}\right)$$
 (1359)

Replacing I, in Eq. (3.98) with I, and incorporating the channel length modulator factor $(1+\lambda_{200})$, we obtain a general expression for the drain current of an NMOS transfor operating in velocity saturation,


$$i_{I} = \mu_{0} C_{I} \left(\frac{W}{I} \right) V_{C_{I}} \left(\frac{1}{2} V_{C_{I}} \right) C_{I} + \lambda_{C_{I}}$$
(13100)

which applies for

$$v_{GS} - V_i \ge V_{DSsat}$$
 and $v_{DS} \ge V_{DSsat}$ (13.101)

Figure 13.41 shows a set of τ_{t_1, t_2, t_3} characteristic curves and clearly delineates tiethrecomes of operation triode, saturation, and velocity saturation.

Short-channel PMOS transistors undergo velocity saturation at the same value of the tapproximately 16 cm/s), but the effects on the device characteristics are less pronounce than in the NMOS case. This is due to the lower values of μ_p and the corresponding values of E_{cr} and V_{DSM} .



operation: triode, saturation, and velocity saturation,




Figure 13-42 The resonant characteristic of a short channe, NMOS transistor operating at the resonant characteristic of a short channel. Observe the quadratic and the linear portions of the characteristic. A so note that in the absense of velocity saturation, the quadratic curve would continue as shown with the broken line.

Example 13.8

Consider MOS transistors tabric ted in a 0.25-µm CMOS process for which $V_0 = 2.5 \text{ V}$, $V_{in} = V_{ij} = 0.5 \text{ V}$, $\mu_n C_0 = 15 \, \mu\text{A}/\text{V}$, $\mu_j C_j = 30 \, \mu\text{A}/\text{V}$, $\lambda_i = 0.6 \, \text{V}$, and $\lambda_j = 0.1 \, \text{V}$. Let $L = 0.25 \, \mu\text{m}$ and $1B = L)_n = (B'/L)_p = 5$. Measurements indicate that for the NMOS transister, $V_{DNsat} = 0.63 \text{ V}$, and for the PMOS device, $[V_{DNsat}] = 1 \text{ V}$. Calculate the drain current obtained in each of the NMOS and PMOS transistors for $V_{\rm ext}=V_{\rm ext}$. Compare with the values that would have been obtained in the absence of velocity saturation. Also give the range of $\langle n \rangle$ for which i_{ij} is saturated, with and without velocity saturation.

Solution

For the NMOS transistor, $V_{cx} = 2.5 \text{ V}$ results in $V_{cx} = 2.5 - 0.5 = 2 \text{ V}$, which is greater than $V_{DS/R}$ Also, $V_{CS} = 2.5 \text{ V}$ is greater than V_{CSR} , thus both conditions in Eq. (13.101) are satisfied, and

Example 13.8 continued

the NMOS transistor will be operating in the velocity saturation region, and thus t_0 is given by Eq. (13.100);

$$\tau = 115 \times 10^{-1} + 15 \times 0.63 \times 25^{-0.5} = \frac{1}{2} \times 0.63^{-1} \times (1 + 0.06 + 2.5) = 2.06 \,\mu\text{A}$$

If velocity saturation were absent, the current would be

$$i_D = \frac{1}{2} (\mu_n C_{ox}) \left(\frac{W}{L}\right)_n (\nu_{GS} - V_{tn})^2 (1 + \lambda \nu_{DS})$$

$$= \frac{1}{2} \times 115 \times 10^{-6} \times 1.5 \times (2.5 - 0.5)^2 \times (1 + 0.06 \times 2.5)$$

$$= 396.8 \, \mu \, \text{A}$$

Thus velocity sa triation reduces the current level by nearly 50%. The saturation current, however is obtained over a larger range of γ_i , specifically for $\gamma_i = 0.63 \text{ V}$ to 2.5 V. (O) course, the current dies no remain constant over his range occurse of channel-length modulat or in the absence of selectivisal aration, the current saturates a $A_{ij} = A_{ij} = A_{ij} = A_{ij}$, and thus the saturation current is obtained over the range $v_{DS} = 2 \text{ V}$ to 2.5 V.

For the PMOS transistor, we see that since $T_i = T_i = 2.5$ V and $T_i = 2.5$ V are both larger that $T_i = T_i$. It is the device will be operating it velocity saturation, and T_i can be obtained by adapting Eq. (13.100) as follows:

$$= 30 \times 10^{-6} \times 1.5 \times 1 \times \left(2.5 - 0.5 - \frac{1}{2} \times 1\right) (1 + 0.1 \times 2.5)$$

$$= 34.4 \, \mu A$$

Without velocity saturation, we have

$$i_D = \frac{1}{2} (\mu_\rho C_{ox}) \left(\frac{W}{L} \right)_\rho (|V_{GS}| - |V_{i\rho}|)^2 (1 + |\lambda_\rho| |V_{DS}|)$$

$$= \frac{1}{2} \times 30 \times 10^{-6} \times 1.5 \times (2.5 - 0.5)^2 (1 + 0.1 \times 2.5)$$

$$= 112.5 \, \mu A$$

Thus we neity saturation reduces the current by 25° (which is less than in the case of the NMOS transistor), and the saturated current is obtained over the range $|T_{OS}| = 1 \text{ V}/10.2.5 \text{ V}$. In the absence of velocity saturation, the saturated T_r would have been obtained for $|T_{OS}| = 2 \text{ V}/10.2.5 \text{ V}$.

EXERCISE

Repeat the problem in Lyample 13.8 for transistors fabricated in a 0.13- μ n CMOS process for which $F_{eff} = 1.2 \text{ V}$, $F_{ff} = 1$, = 0.4 V, $\mu = 430 \,\mu\text{A}$ V, $\mu = 110 \,\mu\text{A}$ V, $A_{eff} = 110 \,\mu\text{A}$ V, A_{ef

Ans NMOS / = 184.4 μA compared to 231.2 μA without velocity saturation, saturation is obtained ever the range (a) 0.34 V to 1.2 V compared to 0.5 V to 1.2 V in the absence of velocity saturation PMOS $I_D = 55.4 \,\mu$ V completed to $59.6 \,\mu$ V, and $\mu_S = 0.6 \,\text{V}$ to 12 V compared to 08 V to 12 V

Effect on the Inverter Characteristics The VTC of the CMOS inverter can be derived using the modified $v_D - v_{DS}$ characteristics of the MOSFETs. The results, however, indicate relatively small charges from the VTC derived it Section 13.2 using the long-channel equations (see Rabaey et al., 2003 and Hodges et al., 2004), and we shall not pursue this subject here The dynamic characteristics of the inverter, however, are significantly impacted by velocity saturation. This is because the current available to charge and discharge the equivalent load capacitance C is substantially reduced

A Remark on the MOSFET Model The mode derived above for short-channel MOS-HITs is an approximate one intended to enable the circuit designer to perform hand analysis to gain insight into circuit operation. Also, the model parameter values are usually obtained from measured data by means of a numerical curve-fitting process. As a result, the model applies only over a restricted range of terminal voltages.

Modeling shore, a mel MOSEETs is an advanced topic that is beyond the scope of this book. Suffice it to say that sophistic and more share been developed and are utilize thy incan simulation programs such as SPICE (see Appendix B). One, 2 simulation is in essential step in the design of integrited circuits. However, it is not a substitute for initial hand analysis and design.

13.5.3 Subthreshold Conduction

In our study of the NMOS transistor in Section 5.1, we assumed that current conduction between drain and source occurs only when a exceeds 1. That is, we assumed that for I no current flows between drain and source. This, however, turns out not to be the case especially for deep-submicron devices. Specifically, for a small current is flows. To be able to see this subthreshold conduction, we have redrive the account graph of Fig. 13.42 utilizing a logarithmic scale for colors shown in Fig. 3.13. Observe that at low values of the relationship between log and the is linear, indicating that it war tes exponentially with vos.

$$i_D = I_S e^{v_{GL}'\pi^{\nu}\tau} \tag{13.102}$$

where I_{χ} is a constant $|I_{\chi}| = \kappa I/|g| \times \text{the thermal voltage} = 2^{\kappa} \text{ mV}$ at room temperature and n is a constant whose value falls in the range 1 to 2, depending on the material and structure of the device.7

Subthre hold conduction has been put to good use in the cesign of very-low-power circuits such as those needed for electronic wateres. Generally speaking, however, subthreshole conduction is a problem in digital IC design. Tais is so for two leasons

This relationship is reministent of the interpretationship of a BJT (Chapter 5). This is no coinciderce for the subtlines old conduction in a MOSLEE scale to the lateral bipolar monsister formed by the source and drain diffusions with the substrate acting as the base region (see Fig. 5.1)




Figure 13-43 the character storota stort channel MOSEET To show the feth sof soft residue conduction a logarithmic scale is needed for i_D

- 1. The nonzero current that flows for a set of (see Fig. 13.43) causes the CMOS inverter to dissipate static power. To keep this off current as low as possible. For the MOS FET is kept relatively high. This indeed is the reason why T, has not been scaled by no same factor as that used for the channe, length. Although the off current is low. If place to 100 pA1 and the power dissipation per inverter is small, the problem becomes serve in chips with a billion transistors!
- 2 The nonzero current of a normally off transistor can cause the discharge of capacitors in dynamic MOS circuits. As we shall see in the next two chapters, dynamic agreed memory circuits rely on charge storage on capacitors for their proper operation. This subthreshold conduction can discupt the operation of such circuits.

SKENAGE

13.27 a) Refer to Fig. 13.43 and to Eq. (-3.102). Show that the inverse of the slope of the straight line representing subthreshold conduction is given by 2.377. Vioer decade of current charge (b) It measurements indicate n=1.22 and r=100 nA at = 0.21 V, find r=at = 0 (c) For a chip having \$00 m. Ilion transistors, find the current drawn from the 1.2-V supports as a result of subthreshold conduction. Hence estimate the resulting power dissipation.

Ans. (b) 0.1 nA, (c) 50 mA, 60 mW

13.5.4 Wiring—The Interconnect

The logic gates on a digital IC chip are connected together by meta-wires' (see Appendix A). As well, the power supply V_{iij} , and ground are distributed throughout the chip by meta-wires. Lechnology scaling into the deep submite, on range have caused these wires to behinc

These are strips of metal deposited on an insulating surface or, top of the chip. In modern Jighalli's as many at eight layers of such wiring are utilized.




Figure 13.44. The power supply line in a deep submicron It, has non-zero resistance. The IR drops along the V_{DB} line cause the voltages delivered to various circuits to differ

not simply as wires! Specifically, the narrow wires typical of deep submicron technologies exhibit nonzero resistance. The result is an IR dr. p on the 1 - line resulting in somewhat different voltages being delivered to different parts of the chip, as show in Fig. 13.44. This can have deleterious effects on the operation of the overall circuit

since chips fabricated in Teep-s ibruicion technologies can have hundreds of millions of gates, the wire connection between gates can be long. The resulting narrow and long interconnect lines have not only nonzero resistance but also capacitance to ground, as snown in Fig. 13.45. The resistance and capacitance of an interconnect line can cause a propagation deliv approaching that of the logic gate itself. As well, the capacitance between adjacent wites can cause the signals on one wire to be coupled to the other, which can cause errone ous operation of logic circuits



Figure 13-45. The inter-innectorate between wile car blocks. A model in an Cohip nos inite resistance and a capacitance to ground.

In shor, the circuit designer of modern deep submicron digital ICs has to cor cern herself not only with the logic-circuit design but also with the wiring or interconnect issues. Indeed, advanced textbooks on digital. C design devote entire chapters to tais topic (see Rabaey et al., 2013, and Hodges et al., 2004). Our pitent here is simply to point out that interconnect has become an important issue in digital IC design.

Summary

- The digital logic inverter is the basic building block of digital circuits, just as the amplifier is the basic building block of analog circuits.
- The static operation of the inverter is described by its voltage transfer characteristic (VTC). The VTC determines the inverter noise margins; refer to Fig. 13.5 and to Table 13.1 for the definitions of important VTC points and the noise margins in particular, note that $NM_H = V_{OH} V_{IH}$ and $NM_L = V_{IL} V_{OL}$, and refer to the ideal VTC in Fig. 13.6.
- The inverter is implemented using transistors operating as voltage-controlled switches. There are three possible arrangements, shown at Figs. 13.7, 13.8, and 13.9. The arrangement in Fig. 13.8 results in a high-performance inverter and is the basis for the CMOS inverter studied in Section 13.2.
- An important performance parameter of the inverter is the amount of power it dissipates. There are two components of power dissipation, static and dynamic. The first is the result of current flow in either the 0 or 1 state or both. The second occurs when the inverter is switched and has a capacitor load C. Dynamic power dissipation $P_{\rm dyn} = fCV_{DD}^2$.
- The speed of operation of the inverter is characterized by its propagation delay, t_P . Refer to Fig. 13.15 for the definitions of t_{PIH} and t_{PHL} , and note that $t_P = \frac{1}{2}(t_{PLH} + t_{PHL})$. The maximum frequency at which an inverter can be switched $f_{max} = 1/2t_P$.
- A metric that combines speed of operation and power dissipation is the power-delay product, $PDP = P_D t_p$. The lower the PDP, the more effective the logic-circuit family is If dynamic power is dominant, such as in CMOS, $PDP = CV_{DD}^2$, which is the energy drawn from the supply for a 0-to-1 and a 1-to-0 transition. (i.e., one switching cycle).
- Besides speed of operation and power dissipation, the silicon area required for an inverter is the third significant metric in digital IC design.
- Predominantly because of its low power dissipation and because of its scalability, CMOS is by far the most dominant technology for digital IC design. This situation is expected to continue for many years to come

- Table 13.3 provides a summary of the important, it tensues of the CMOS inverter.
- The stable susceptivate the tree name numerican the technology available. Thus for the V(X) and Q_P have $L=L_{\min}$. If match the order W_P/W_n is selected equal to μ_n/μ at the expense microased area and capacitance. For minimum w $W_P=W_n$. Also, a frequently used comprains $W_P=W_n$.
- For minimum area, $(W/L)_n$ is selected equility. However, to reduce t_P especially when a major part the transic to the inverter, $(W/L)_n$ and correspond to $(W/L)_p$ can be increased.
- work (PDN) and a PMOS pull-up netwerk (PCN) for PDN conducts for every input combination it is required tow output. Since an NMOS transistor conducts of a imput is high, the PDN is most directly synthes red in the expression for the low output (Y) as a function of a uncomplemented in puts. In a complementary fash on, I PUN conducts for every input combination that corresponds to a high output. Since a PMOS conducts when its input is low, the PUN is most directly synthesized from the expression for a high output (Y) as a function of the complemented inputs.
- CMOS logic circuits are usually designed to provide equal current-driving capability in both directions. Furthermore, the worst-case values of the pull-up and pudown currents are made equal to those of the basic is a er. Transistor sizing is based on this principle and makuse of the equivalent W/L ratios of series and parallel cevices (Eqs. 13.88 and 13.89).
- Refer to Table 13.2 for the implications of scaling the dimension of the MOSFET and V_{DD} and V_t by a factor 1/S
- In devices with short channels (L < 0.25 μm) velves saturation occurs. Its effect is that i_D saturates called its value is lower than would be the case in one chance devices (see Figs. 13.40, 13.41 and 13.42 and 15.13.100).

Table 13.3 Summary of Important Characteristics of the CMOS Logic Inverter


Inverter Output Resistance

■ When v_o is low (current sinking).

$$r_{DSN} = 1 / \left[k_n' \left(\frac{W}{L} \right)_n (V_{DD} - V_{in}) \right]$$

■ When D_i is high (current sourcing):

$$r_{DSP} = \sqrt{\left[k_{p}'\left(\frac{W}{L}\right)_{p}(V_{DD} - |V_{tp}|)\right]}$$



Inverter VTC and Noise Margins

$$V_M = \frac{r(V_{DD} - |V_{DD}|) + V_{DD}}{1 + r}$$
 where
$$\frac{r \cdot \Pi_{-r, 1}}{r \cdot r \cdot \Pi_{-r, 1}}$$


For matched devices, that is, $\mu_0\left(\frac{W}{L}\right) = \mu \frac{W}{L}$

$$U_{\mathcal{K}} = \{ 1, \dots, N \}$$

$$V_{t} = \frac{1}{8}(3V_{OD} + 2V_{t})$$

$$V_{III} = \frac{1}{8}(5V_{DD} - 2V_i)$$

$$\nabla V_i = \nabla M_L = \frac{1}{2} (3V_{DD} + 2V_i)$$



Propagation Delay (Fig. 13.22)

Using average currents

Using average currents
$$I_{PHI} = \frac{\alpha_n C}{k'_n (W/L)_n V_{DD}} \quad \text{where} \quad \alpha_n = \frac{1}{4} + \frac{31}{1.5} + \frac{1}{1.5}$$

$$\alpha_n C = \frac{1}{4} + \frac{31}{1.5} + \frac{1}{1.5} +$$

$$t = \frac{\alpha \epsilon}{k_p^* (W/L)_p V_{DD}} \quad \text{where} \quad \alpha_p = 2 + \frac{31}{4} + \frac{1}{11} + \dots$$

Using equivalent resistances (Fig. 13.23)

$$t_{PHI} = 0.69 R_N C$$
 where $R_N = \frac{12.5}{(W/L)_n} k\Omega$

$$t_{PLH} = 0.69 R_P C$$
 where $R_P = \frac{30}{(W/L)_p} k\Omega$

Problems identified by this icon are intended to demonstrate the value of using SPICE simulation to verify hand analysis and design, and to investigate important issues such as gate noise margins and propagation delays. Instructions to assist in setting up PSpice and Multisim simulations for all the indicated problems can be found in the corresponding files on the CD. Note that if a particular parameter value is not specified in the problem statement, you are to make a reasonable assumption. • difficult problem; •• more difficult; •• very challenging and/or time-consuming. D: design problem

Section 13.1: Digital Logic Inverters

- 13.1 A particular logic inverter is specified to have $V_{tt} = 1.2 \text{ V}$, $V_{tt} = 1.5 \text{ V}$, $V_{ot} = 0.2 \text{ V}$, and $V_{ott} = 2.5 \text{ V}$ Find the high and low noise margins, NM_0 and NM_0 .
- 13.2 The voltage-transfer characteristic of a particular logic inverter is modeled by three straight-line segments in the manner shown in Fig. 13.3. If $V_n = 2.0 \text{ V}$, $V_m = 2.5 \text{ V}$, $V_{OI} = 0.5 \text{ V}$, and $V_{OH} = 5 \text{ V}$, find
- (a) The noise margins
- (b) The value of V_{sc}
- (c) The voltage gain in the transition region
- 13.3 For a particular inverter design using a power supply V_{DD} , $V_{OL} = 0.1 V_{DD}$, $V_{OH} = 0.8 V_{DD}$, $V_R = 0.4 V_{DD}$, and $V_{DE} = 0.6 V_{DD}$. What are the noise margins? What is the width of the transition region? For a minimum noise margin of 1 V, what value of V_{DD} is required?
- 13.4 A logic circuit family that used to be very popular is transistor-transistor logic (TTL). The TTL logic gates and other building blocks are available commercially in small-scale integrated (SSI) and medium-scale-integrated (MSI) packages. Such packages can be assembled on printed-circuit boards to implement a digital system. The device data sheets provide the following specifications of the basic TTL inverter (of the SN7400 type):

Logic-1 input level required to ensure a logic-0 level at the output. MIN (minimum) 2 V

Logic-0 input level required to ensure a logic-1 level at the output: MAX (maximum) 0.8 V

Logic-1 output voltage: MIN 2.4 V, TYP (typical) 3.3 V Logic-0 output voltage: TYP 0 22 V, MAX 0.4 V Logic-0-level supply current: TYP 3 mA, MAX 5 mA Logic-1-level supply current: TYP 1 mA, MAX 2 mA

Propagation delay time to logic-0 level (t_{PRG}): TYP 7 ns. MAX 15 ns

Propagation delay time to logic-1 level (t_{PLN}): TYP 11 ns, MAX 22 ns

(a) Find the worst-case values of the noise margins.

(b) Assuming that the inverter is in the 1 state 50% of the time and in the 0-state 50% of the time, find the average

static power dissipation in a typical circuit. The pine, ply is 5 V.

(c) Assuming that the inverter drives a cap $C_1 = 45 \text{ pF}$ and is switched at a 1-MHz rate as effect a in Eq. (13.35) to estimate the dynamic power dissipated. (d) Find the propagation delay t_0 .

13.5 Consider an inverter implemented as in Fig. 13.5. $V_{OD} = 5 \text{ V}, R = 1.8 \text{ k}\Omega$, $R_{oo} = 200 \Omega$, $V_{d} + 1 \text{ V}$ and t = 10.0 M

(a) Find Vot. Von. NMR, and NM,

- (b) The inverter is driving N identical inverters is these load inverters, or fan-out inverters as they are called as specified to require an input current of N in when the input voltage of the fan out inverter is bight as zero current when the input voltage is low Not not than input currents of the fan-out inverters will have to be applied through R of the driving inverter, find the resultivalue of V_{OR} and of NM_H as a function of the number N in out inverters. When the find the maximum N value N can while the inverter is still providing an NM_H value N and N inverted - (c) Find the static power dissipation in the inverter in the two cases: (i) the output is low, and (ii) the output is high and driving the maximum fan-out found in (b).
- 13.6 For a logic-circuit family employing a 3-V supply suggest an ideal set of values for V_{AP} , V_{BP} , V_{B
- 13.7 For a particular logic-circuit family, the basic technolicity asked provides an inferent hint to the small signal low-frequency voltage gain of 50 V/V. If, with a 3.3-V supply, the values of V_{OL} and V_{OR} are ideal, but $V_{OL} = 0.4V_{DD}$, what are the best possible values of $V_{OL} = 0.4V_{DD}$, what are the best possible mask to can be expected? What are the best possible mask to you could expect? If the actual noise margins are is a 10 of these structs what $V_{OL} = V_{OL}
- *13.8 A logic-circuit family intended for use in . d. signal processing application in a newly developed ting aid can operate down to single-cell supply values 1.2 V. If for its inverter, the output signals swing between 0 and V_{obs} the "gain-of-one" points are separated by is than $\frac{1}{3}V_{obs}$ and the noise margins are within 40 and another, what ranges of values of V_{ib} , V_{ib} , V_{ib} , V_{ib} , and V_{ib} , and V_{ib} , V_{ib} , V_{ib} , V_{ib} , V_{ib} , V_{ib} , and V_{ib} , V_{i

D 13.9 Design the inverter circuit in Fig. 13 2(3.16.1) vide $V_{OH} = 2 \text{ V}$, $V_{OI} = 0.1 \text{ V}$, and so that the $e^{p_{of}}$

drawn from the supply in the low-output state is $20 \,\mu\text{A}$. The transistor has $V_i = 0.5 \,\text{V}$, $\mu_n C_{ox} = 100 \,\mu\text{A}/\text{V}^2$, and $\lambda = 0$. Specify the required values of V_{DD} , R_D , and W/L. How much power is drawn from the supply when the output is high? When the output is low?

13.10 For the current-steering circuit in Fig. 13.9, $V_{CC} = 3 \text{ V}$, $I_{EE} = 1 \text{ mA}$, find the values of R_{C1} and R_{C2} to obtain a voltage swing of 1.5 V at each output. What are the values realized for V_{OB} and V_{OL} ?

D 13.11 Refer to the analysis of the resistive-load MOS inverter in Example 13.1 and utilize the expressions derived there for the various inverter parameters. Design the circuit to satisfy the following requirements: $V_{OH} = 2.5 \text{ V}$, $V_{OL} = 0.1 \text{ V}$, and the power dissipation in the low-output state = 125 μ W. The transistor available has $V_r = 0.5 \text{ V}$, $\mu_n C_{OX} = 100 \ \mu\text{A/V}^2$, and $\lambda = 0$. Specify the required values of V_{DD} , R_D , and W/L. What are the values obtained for V_H , V_M , V_M , V_M , NM_I , and NM_H ?

D 13.12 Refer to the analysis of the resistive-load MOS inverter in Example 13.1 and utilize the expressions derived there for the various inverter parameters. For a technology for which $V_{\ell} = 0.2 V_{DD}$, it is required to design the inverter to obtain $V_{M} = \frac{1}{DD}/2$. In terms of $V_{\ell D}$, what is the required value of the design parameter V_{\perp} ? What values are obtained for V_{OB} , V_{OL} , V_{IL} , V_{IM} , NM_{H} , and NM_{L} , in terms of V_{DD} ? Give numerical values for the case $V_{DD} = 2.5 \text{ Now, express the power dissipated in the inverter in its low-output state in terms of the transistor's <math>WL$ ratio. Let $k_{H} = 100 \text{ } \mu\text{A}/\text{V}^{2}$. If the power dissipation is to be limited to approximately $100 \text{ } \mu\text{W}$, what WL ratio is needed and what value of R_{D} corresponds?

13.13 Consider the saturated-load inverter of Fig. 13.11(a), analyzed in Example 13.2 From Eq. (13.20).

$$V_{DH} = |V_{DD} - V_{t2}|$$

where V_{r2} is given by

$$V_{t2} = V_{t0} + \gamma [\sqrt{V_{OH} + 2\phi_f} - \sqrt{2\phi_f}]$$

For $V_{t0} = 0.5 \text{ V}$, $V_{DD} = 1.8 \text{ V}$, $\gamma = 0.3 \text{ V}^{1/2}$, $2\phi_f = 0.8 \text{ V}$, use an iterative process to determine V_{t2} and V_{OH} . By how much is V_{OH} reduced as a result of the body effect on O_2 ?

13.14 Determining V_{IH} of the saturated-load inverter of Fig. 13.11(a) requires a rather tedious process (see Example 13.2) An approximate estimate of V_{IH} can be obtained by reference to the VTC shown in Fig. 13.11(d). Specifically, when the straight-line segment BC is extrapolated, it meets the horizontal axis at $(V_M + V_M/k_r)$, which is usually close to the value of V_{IH} . What is the approximate value

obtained this way for the case analyzed in Example 13.2? How much does it differ from the value calculated the long way in Example 13.2?

D 13.15 It is required to design the saturated-load inverter in Fig. 13.11(a) for the case $V_{DD} = 2.5 \text{ V}$, $V_i = 0.5 \text{ V}$, $k_i' = 100 \text{ }\mu\text{A/V}^2$, and $\lambda = 0$. Design for $V_{DL} = 0.05 \text{ V}$. Utilize the expressions derived in Example 13.2, except for V_{III} use the following approximate expression (see Problem 13.11).

$$V_{IH} \simeq V_M + \frac{V_M}{k_r}$$

Neglect the body effect in Q_2 . Determine V_M , NM_L , and NM_H for your design. Also determine $(W/L)_1$ and $(W/L)_2$ assuming that $(W/L)_2 = 1/(W/L)_1$. What is the power dissipated in the inverter during its low-output state?

13.16 An IC inverter fabricated in a 0.25-µm CMOS process is found to have a load capacitance of 10 fF. If the inverter is operated from a 2.5-V power supply, find the energy needed to charge and discharge the load capacitance. If the IC chip has 1 million of these inverters operating at an average switching frequency of 1 GHz, what is the power dissipated in the chip? What is the average current drawn from the power supply?

13.17 Consider a logic inverter of the type shown in Fig. 13.8. Let $V_{D0} = 5$ V, and let a 1-pF capacitance be connected between the output node and ground. If the inverter is switched at the rate of 100 MHz, determine the dynamic power dissipation. What is the average current drawn from the dc power supply?

13.18 In a particular logic family, operating with a 3.3-V supply, the basic inverter draws (from the supply) a current of 40 μ A in one state and 0 μ A in the other. When the riverter is switched at the rate of 100 MHz, the average supply current becomes 150 μ A. Estimate the equivalent capacitance at the output node of the inverter.

13.19 A collection of logic gates for which the static-power dissipation is zero, and the dynamic-power dissipation is 10 mW is operating at 50 MHz with a 5-V supply. By what fraction could the power dissipation be reduced if operation at 3.3 V were possible? If the frequency of operation is reduced by the same factor as the supply voltage (i.e., 3.3/5), what additional power can be saved?

13.20 A logic inverter is implemented using the arrangement of Fig. 13.8 with switches having $R_{\rm in}=1~{\rm k}\Omega$, $V_{DD}=5~{\rm V}$, and $V_{IL}=V_{BB}=V_{DD}/2$.

(a) Find V_{ot} , V_{om} , NM_t , and NM_{tt}

(b) If v_i rises instantaneously from 0 V to +5 V and assuming the switches operate instantaneously—that is, at i = 0,

PU opens and PD closes—find an expression for $v_c(t)$, assuming that a capacitance C is connected between the output node and ground. Hence find the high-to-low propagation delay (t_{rht}) for C=1 pF. Also find t_{rht} (see Fig. 13.15) (c) Repeat (b) for v_t falling instantaneously from +5 V to 0 V. Again assume that PD opens and PU closes instantaneously. Find an expression for $v_0(t)$, and hence find t_{DLH} and t_{ThF}

13.21 In a particular logic family, the standard inverter, when loaded by a similar circuit, has a propagation delay specified to be 1.2 us.

(a) If the current available to charge a load capacitance is half as large as that available to discharge the capacitance, what do you expect t_{pin} and t_{pin} to be?

(b) If when an external capacitive load of 1 pF is added at the inverter output, its propagation delays increase by 70%, what do you estimate the normal combined capacitance of inverter output and input to be?

(c) If without the additional 1-pF load connected, the load inverter is removed and the propagation delays were observed to decrease by 40%, estimate the two components of the capacitance found in (b) that is, the component due to the inverter output and other associated parasities, and the component due to the input of the load inverter.

13.22 Consider an inverter for which t_{Plh} , nd t_{Plh} are 20 ns. 10 ns. 30 ns. and 15 ns. respectively. The rising and falling edges of the inverter output can be approximated by linear ramps. Also, for simplicity, we define t_{rob} to be 0% to 100% (rather than 10% to 90%) use time and similarly for t_{rob} . Two such inverters are connected in tandem and driven by an ideal input having zero rise and fall times. Calculate the time taken for the output voltage to complete its excursion for (a) a rising input and (b) a falling input. What is the propagation delay for the inverter?

13.23 A particular logic gate has t_{PLN} and t_{PLN} of 50 ns and 70 ns, respectively, and dissipates 1 mW with output low and 0.5 mW with output high. Calculate the corresponding delay-power product (under the assumption of a 50% duty-cycle signal and neglecting dynamic power dissipation).

D $^{\circ}$ 13.24 We wish to investigate the design of the inverter shown in Fig. 13.7(a). In particular, we wish to determine the value for R. Selection of a suitable value for R is determined by two considerations: propagation delay and power dissipation.

(a) Show that if v_t changes instantaneously from high to low and assuming that the switch opens instantaneously, the output voltage obtained across a load capacitance C will be

$$v_0(t) = V_{OH} - (V_{OH} - V_{OT})e^{-t}$$

where $\tau_1 = CR$. Hence show that the tipe regular $v_0(t)$ to reach the 50% point, $\frac{1}{2}(V_{OH} + V_{OL})$.

$$t_{PIH} = 0.69CR$$

(b) Following a steady state, if v, goes high and assure that the switch closes immediately and has the eq. e. incredit in Fig. 13.7(c), show that the output fack exponential according to

$$v_{O}(t) = V_{Ol} + (V_{OH} - V_{Ol})e^{-t/t}$$

where $z_2 = C(R \parallel R_{\rm on}) \approx CR_{\rm on}$ for $(R_{\rm in} \leq R)$. Hence show that the time for $v_0(I)$ to reach the 50% point .

$$t_{PHI} = 0.69CR_{m}$$

(c) Use the results of (a) and (b) to a blain the inventor p agation delay, defined as the average of t_{PLH} and t_{PRL} as

$$t_P = 0.35 CR$$
 for $R_{\rm on} \ll R$

(d) Show that for an inverter that spends half the time in the 0-state and half the time in the 1-state, the average state power dissipation is

$$P = \frac{1}{2} V_{\frac{DD}{R}}^2$$

(c) Now that the trade-offs in selecting R should be clear, show that, for $V_{DD} = 5$ V and C = 10 pF, to obtain a propagation delay no greater than 10 ns and a power dissipation no greater than 10 mW, R should be in a specific range, t = 1 that range and select an appropriate value for R. Then decimine the resulting values of t_P and P.

D 13.25 A logic circuit family with zero static-power dissipation, normally operates at $V_{DD} = 5$ V. To reduce a dynamic-power dissipation operation at 3.3 V is conficted. It is found, however, that the currents and link to charge and discharge load capacitances also decrease to current is (a) proportional to V_{DD} or (b) proportional to V_{DD} , what reductions in maximum operating the piche. I you expect in each case? What fractional charge in V_{DD} power product do you expect in each case?

Section 13.2: The CMOS Inverter

13.26 Consider a CMOS inverter fabricated in a 102% of CMOS process for which $V_{DD} = 2.5 \text{ V} + 1.2 \text{ m}$ and $\mu_n C_{DL} = 3.5 \mu_p C_{DL} = 115 \text{ s.A. V.L.}$ addition, Q_V and Q_P have $L = 0.25 \, \mu \text{m}$ and $(W_T)_{L} = 15 \text{ m}$

(a) Find W_p that results in $V_M = V_{DD}/2$. What is the side con area utilized by the inverter in this case.

(b) For the matched case in (a), find the values of V_{OH} , V_{OL} , V_{IH} , V_{IL} , NM_L , and NM_H .

(c) For the matched case in (a), find the output resistance of the inverter in each of its (w) states.

13.27 For the technology specified in Problem 13.26, investigate the variation of V_M with the ratio W_p/W_n . Specifically, calculate V_M for (a) $W_p=3.5\,W_n$ (the matched case). (b) $W_p=W_n$ (the minimum-size case); and (c) $W_p=2W_n$ (a compromise case). For cases (b) and (c), estimate the approximate reduction in NM_L and silicon area relative to the matched case (a).

13.28 For a technology in which $V_{in}=0.2V_{DD}$, show that the maximum current that the inverter can sink while its low-output level does not exceed 0.1 V_{ED} is 0.075 $k_n'(W/L)_n V_{DD}^2$. For $V_{DD}=2.5 \text{ V}$, $k_n'=1.5 \text{ } \mu\text{A/V}^2$, find $(W/L)_n$ that permits this maximum current to be 0.5 mA.

13.29 A CMOS inverter for which $k_n = 10k_p = 100 \,\mu\text{A/V}^2$ and $V_t = 0.5 \,\text{V}$ is connected as shown in Fig. P13.29 to a sinusoidal signal source having a Thévenin equivalent voltage of 0.1-V peak amplitude and resistance of 100 k Ω . What signal voltage appears at node A with $v_t = +1.5 \,\text{V}$? With




Figure P13,29

D 13.30 There are situations in which Q_N and Q_P of the CMOS inverter are deliberately mismatched to realize a certain desired value for V_M . Show that the value required of the parameter r of Eq. (13.59) is given by

$$r = \frac{V_M - V_{in}}{V_{in} - V_{in}}$$

For a 0.18- μ m process characterized by $V_{in}=-V_{ip}=0.5$ V, $V_{DD}=1.8$ V, and $\mu_n=4\mu_p$, find the ratio W_p/W_n required to obtain $V_M=0.6\,V_{DD}$.

13.31 Consider the CMOS inverter of Fig. 13.17 with Q_N and Q_P matched and with the input v_I using slowly from 0 to V_{DD} . At what value of v_I does the current flowing through Q_N and Q_P reach its peak? Give an expression for

the peak current, neglecting λ_n and λ_p . For $k_n'=300~\mu\text{A/V}^*$, $(W/L)_n=1.5$, $V_{DD}=1.8~\text{V}$, and $V_{tn}=0.5~\text{V}$, find the value of the peak current.

FIET 15.32 For a CMOS inverter fabricated in a 0.13- μ m process with $V_{DD}=1.2 \text{ V}$, $V_{in}=-V_{ip}=0.4 \text{ V}$, $k_n'=4k_p'=430 \text{ }\mu\text{A/V}^2$, and having $(W/L)_n=1.5$ and $(W/L)_n=3$, find t_{PHI} , t_{PIH} , and t_P when the equivalent load capacitance C=10 fF. Use the method of average currents

D 13.33 Consider a matched CMOS inverter fabricated in the U.13- μ m process specified in Problem 13.32. If C=20 th, use the method of average currents to determine the required (W/L) ratios so that $t_P \le 20$ ps.

13.34 For the CMOS inverter in Exercise 13.14 use the method of equivalent resistance to determine t_{PHL} , t_{PLH} , and t_{P}

13.35 Use the method of equivalent resistance to determine the propagation delay of a minimum-size inverter, that is, one for which $(W/L)_n = (W/L)_p = 1$, designed in a 0.18-jum technology. The equivalent load capacitance C = 10 fF.

D 13.36 Use the method of equivalent resistance to design an inverter to be fabricated in a 0.18-jum technology It is required that for C = 10 fF, $t_{PLH} = t_{PHL}$, and $t_P \le 40$ ps.

13.37 The method of average currents yields smaller values for t_{PHI} and t_{PLH} than those obtained by the method of equivalent resistances. Most of this discrepancy is due to the fact that the formula we derived for I_{av} does not take into account velocity saturation. As will be seen in Section 3.5.2, velocity saturation reduces the current significantly. Using the results in Example 13.5, by what factor do you estimate the current reduction to be in the NMOS transistor? Since t_{PLH} does not change, what do you conclude about the effect of velocity saturation on the PMOS transistor in this technology?

13.38 Find the propagation delay for a minimum-size inverter for which $k'_n = 3k'_p = 180 \,\mu\text{A/V}^2$ and $(W/L)_n = (W/L)_p = 0.75 \,\mu\text{m}/0.5 \,\mu\text{m}$, $V_{DD} = 3.3 \,\text{V}$, $V_m = -V_{tp} = 0.7 \,\text{V}$, and the capacitance is roughly 2 fFrum of device width plus 1 fF/device. What does t_p become if the design is changed to a matched one? Use the method of average current.

13.39 A matched CMOS inverter fabricated in a process for which $C_{as} = 3.7$ f F/µm², $\mu_n C_{as} = 180 \,\mu\text{A/V}^2$, $\mu_n C_{as} = 45 \,\mu\text{A/V}^2$, $V_{tn} = -V_{tp} = 0.7$ V, and $V_{t0} = 3.3$ V, uses $W_n = 0.75$ µm and $L_n = L_p = 0.5$ µm. The overlap capacitance and the effective drain-body capacitance per micrometer of gate width are 0.4 fF and 1.0 fF, respectively. The wiring capacitance is

 $C_n = 2$ fF. If the inverter is driving another identical inverter, find t_{PLP} , t_{PML} , and t_p . For how much additional capacitance load does the propagation delay increase by 50%?

D 113 40 In this problem we investigate the effect of the selection of the ratio W_p/W_n on the propagation delay of an inverter driving an identical inverter, as in Fig. 13.24.

(a) Noting that except for C_w each of the capacitances in Eqs. (13.72) and (13.73) is proportional to the width of the relevant transistor, show that C can be expressed as

$$C = C_n \left(1 + \frac{W_p}{W_n} \right) + C_{\omega}$$

where C_n is determined by the NMOS transistors.

(b) Using the equivalent resistances R_N and R_P , show that for $(W/L)_n = 1$,

$$t_{PHL} = 8.625 \times 10^3 C$$

$$t_{PLH} = \frac{20.7 \times 10^3}{W_p / W_a} C$$

(c) Use the results of (a) and (b) to determine l_p in the case $W_p = W_n$, in terms of C_n and C_w .

(d) Use the results of (a) and (b) to determine t_P in the matched case; that is, when W_p/W_n is selected to yield $t_{PHL} = t_{PLH}$.

(e) Compare the tp values in (c) and (d) for the two extreme cases.

(i)
$$C_{10} = 0$$

(ii)
$$C_w \gg C_n$$

What do you conclude about the selection of W_p/W_n ?

13.41 An inverter whose equivalent load capacitance C is composed of 10 fF contributed by the inverter transistors, and 20 fF contributed by the wiring and other external circuitry, has been found to have a propagation delay of 60 ps. By what factor must $(W/L)_n$ and $(W/L)_p$ be increased so as to reduce t_p to 30 ps?

13.42 A CMOS microprocessor chip containing the equivalent of 1 million gates operates from a 5-V supply. The power dissipation is found to be 9 W when the chip is operating at 120 MHz, and 4.7 W when operating at 50 MHz. What is the power lost in the chip by some clock independent mechanism, such as leakage and other static currents? If 70% of the gates are assumed to be active at any time, what is the average gate capacitance in such a design?

13.43 Repeat Problem 13.39 for an inverter for whe $(W/L)_n = (W/L)_p = 0.75 \, \mu \text{m} / 0.5 \, \mu \text{m}$. Find t_i and t_j dynamic power dissipation when the circuit is operated, a 250-MHz rate.

13.44 In this problem we estimate the inverter power dispation resulting from the current pulse that if we sin (ℓ, a) Q_P when the input pulse has finite rise and fall times Rete to Fig. 13.26 and let $V_{in} = -V_{ip} = 0.5 \text{ V}$. $V_{in} = 1.8 \text{ V}$ and $k_{in} = k_{in} = 450 \text{ µA/V}^2$. Let the input using and thing edges be linear ramps with the 0-to- V_{Di} , and $V_{in} = 1.8 \text{ V}$ transitions taking 1 ns each. Find I_{peak} . To determine the energy drawn from the supply per transition, assume that the current pulse can be approximated by a triangle with the corresponding to the time for the rising or falling edge to corresponding to the time for the rising or falling edge to conform V_I to $V_{DD} - V_I$, and the height equal to I_{in} 4k determine the power dissipation that results when inverter is switched at 100 MHz.

Section 13.4: CMOS Logic-Gate Circuits

D 13.45 Sketch a CMOS realization for the function Y = A + B(C + D).

D 13.46 A CMOS logic gate is required to provide an output $Y = \overline{ABC} + ABC + ABC$. How many transistors does it need? Sketch a suitable PUN and PDN, obtaining each first independently, then one from the other using the dual-networks idea.

D 13.47 Give two different realizations of the exclusive OR function Y = AB + AB in which the PDN and the PUN are dual networks.

D 13.48 Sketch a CMOS logic circuit that realizes the function $Y = AB + \bar{A}\bar{B}$. This is called the equivalence of coincidence function

D 13.49 Sketch a CMOS logic circuit that realizes the function $Y = ABC + \bar{A}\bar{B}\bar{C}$.

D 13.50 It is required to design a CMOS logic circuit that realizes a three-input, even-parity checker Specifically, the output Y is to be low when an even number (0 or 2) of the inputs A, B, and C are high.

(a) Give the Boolean function \bar{Y} .

(b) Sketch a PDN directly from the expression for 1 N to that it requires 12 transistors in addition to those in the avenues.

(c) From inspection of the PDN circuit, reduce the number of transistors to 10.

(d) Find the PUN as a dual of the PDN in (c) and hence to complete realization.

D 13.51 Give a CMOS logic circuit that realizes the function of three-input, odd-parity checker. Specifically

the output is to be high when an odd number (1 or 3) of the inputs are high. Attempt a design with 10 transistors (not counting those in the inverters) in each of the PUN and the PDN.

D 13.52 Design a CMOS full-adder circuit with inputs A, B, and C, and two outputs S and C_0 such that S is 1 if one or three inputs are 1 and C_0 is 1 if two or more inputs are 1.

D 13.53 Consider the CMOS gate shown in Fig. 13.53. Specify W/L ratios for all transistors in terms of the ratios n and p of the basic inverter, such that the worst-case t_{pH} and t_{PLR} of the gate are equal to those of the basic inverter

D 13.54 Find appropriate sizes for the transistors used in the exclusive OR circuit of Fig. 13.34(b). Assume that the basic inverter has $(W/L)_n = 0.27 \,\mu\text{m}/0.18 \,\mu\text{m}$ and $(W/L)_p = -0.54 \,\mu\text{m}/0.18 \,\mu\text{m}$. What is the total area including that of the required inverters?

13.55 Consider a four-input CMOS NAND gate for which the transient response is dominated by a fixed-size capacitance between the output node and ground. Compare the values of t_{PM} and t_{PM} , obtained when the devices are sized as in Fig. 13.36, to the values obtained when all n-channel devices have W/L = n and all p-channel devices have W/L = p

13.56 Figure P.3.56 shows two approaches to realizing the OR function of six input variables. The circuit in Fig P13.56(b), though it uses additional transistors, has in fact less total area and lower propagation delay because it uses NOR gates with lower fan-in. Assuming that the transistors in both circuits are properly sized to provide each gate with a current-driving capability equal to that of the basic matched inverter, find the number of transistors and the total area of each circuit. Assume the basic inverter to have

a (W/L), ratio of 0.27 μ m/0.18 μ m and a (W/L), ratio of 0.54 μ m/0.18 μ m.

*13.57 Consider the two-input CMOS NOR gate of Fig. 13.31 whose transistors are properly sized so that the current-driving capability in each direction is equal to that of a matched inverter. For |V| = 1 V and $V_{ID} = 5$ V, find the gate threshold in the cases for which (a) input terminal A is connected to ground and (b) the two input terminals are fixed together. Neglect the body effect in Q_{PD} .

Section 13.5: Implications of Technology Scaling: Issues in Deep-Submicron Design

13.58 A chip with a certain area designed using the 10-jum process of the early 1970s contains 10,000 transistors. What does Moore's law predict the number of transisters to be on a chip of equal area fabricated using the 45-nm process of 2,000.

15.59 Consider the scaling from a 0.18-µm process to a 45-nm process

(a) Assuming V_{DD} and V_t are scaled by the same factor as the device dimensions (S=4), find the factor by which t_P , the maximum operating speed, $P_{\rm dyn}$, power density, and PDP decrease (or increase)?

(b) Repeat (a) for the situation in which V_{DD} and V_i are scaled by a factor of only 2

13.60 For a 0.18- μ m technology, V_{DSsit} for minimum-length NMOS devices is measured to be 0.6 V and that for minimum-length PMOS devices 1.0 V What do you estimate the effective values of μ_n and μ_p to be? Also find the values of E_{cl} for both device polarities.




Figure P13.56

13.61 Consider NMOS and PMOS transistors with minimum channel length fabricated in a 0.13- μ m CMOS process. If the effective values of μ_r and μ_p are 3.25 cm²/V·s and 200 cm²/V·s, respectively, find the expected values of V_{DSsat} for both device polarities.

13.62 (a) Show that for short-channel NMOS transistor, the ratio of the current I_{Dsat} obtained at $v_{GS} = V_{DD}$ to the current obtained if velocity saturation were absent is given by

$$\frac{I_{D_{\text{Eat}}}}{I_{D}} = \frac{2V_{DS_{\text{Eat}}} \left(V_{DD} - V_{i} - \frac{1}{2}V_{DS_{\text{Eat}}}\right)}{\left(V_{DD} - V_{i}\right)^{2}}$$

(b) Find the ratio in (a) for a transistor fabricated in a 0.13- μ m process with $L=0.13~\mu$ m, $V_{i}=0.4~\rm V$. $V_{DSsat}=0.34~\rm V$, and $V_{DD}=1.2~\rm V$.

13.63 (a) Consider a CMOS inverter fabricated in a deep-submicron technology utilizing transistors with the minimum allowed charnel length and having an equivalent lond capacitance C. Let v_i rise instantaneously to V_{DD} and assume that Q_P turns off and Q_V turns on immediately. Ignoring channel-length modulation, that is, $\lambda = 0$, and assuming Q_N operates in the velocity-saturation region, show that

$$t_{PHL} = \frac{CI}{2I_{Dist}}$$

(b) Using the equivalent resistance of Q show that

$$t_{PHL} = 0.69C \frac{12.5 - 10}{(W/I)_0}$$

(c) If the formulas in (a) and (b) are to yield the sinus for the NMOS transistor for a 0 13- μ 1 ic) in ogy characterized by $V_{DD} = 1.2 \text{ V}$ I = 0.4 V $\mu_n C_{ox} = 325 \text{ } \mu\text{A/V}^2$.

D 13.64 (a) For a CMOS inverter fabricated in a deep-material micron technology with $L_p = L_p$ is the minimum almost channel length, it is required to select R if R is the $t_{PHL} = t_{PLH}$. This can be achieved by making I_p if (equal to I_{DSSI} of Q_P at $|t_{GSI}| = V_{DD}$ show that if it is given by

$$\frac{H_{i}}{H_{i}} = \frac{u_{i}}{\mu_{i}} \frac{1}{1} \frac{h_{i,\text{sub}}}{h_{i,\text{sub}}} \frac{1}{1} \frac{\frac{1}{2}!}{\frac{1}{2}!} \frac{1}{1} \frac{1}{2} \frac{1}{1} \frac{1}{2} \frac{1}{1} \frac{1}{2} \frac{1}{1} \frac{1}{2} \frac{1}{1} \frac{1}{2} \frac{1}{2} \frac{1}{1} \frac{1}{1$$

(b) I and the required H_p , H_n for a 0.13- μ m technology, which $\mu_n/\mu_p=4$, $V_{DD}=1.2$ V, $V_{in}=1.2$ V, $V_{DSsatp}=0.34$ V, and $|V_{DSsatp}|=0.6$ V.

D 13.65 The current I_S in the subthreshold continuing. Eq. (13.102) is proportional to e^{-V_c/mT_T} . If the intested voltage of an NMOS transistor is reduced by 0.1 N H M factor will the static power dissipation increase? Repeat 1 a reduction in V_c by 0.2 V. What do you conclude about the selection of a value of V_c in process design?

$$R = \rho \frac{L}{I} - \frac{\rho L}{TW}$$

where ρ is the resistivity of the material of which the wire is made. The quantity ρ/T is called the sheet resistance and has the dimension of ohms, although it is usually expressed as ohms/square or Ω/\Box (refer to Fig. P13.66a).

- (a) Find the resistance of an aluminum wire that is 10 mm long and 0.5 μm wide, if the sheet resistance is specified to be 27 m Ω/\Box
- (b) If the wire capacitance to ground is 0.1 fF/μm length, what is the total wire capacitance?
- (c) If we can model the wire very approximately as an RC circuit as shown in Fig P13.66(b), find the delay time introduced by the wire. (Hint: $t_{\rm delay} = 0.69RC$.) (PS. Only a small fraction of the interconnect on an IC would be this long!)




Figure P13.66

CHAPTER 14

Advanced MOS and Bipolar Logic Circuits

Introd	juct	ion	1143
--------	-------------	-----	------

- 14.1 Pseudo-NMOS Logic Circuits 1144
- 14.2 Pass-Transistor Logic Circuits 1152
- 14.3 Dynamic MOS Logic Circuits 1166
- 14.4 Emitter-Coupled Logic (ECL) 1175
- 14.5 BICMOS Digital Circuits 1189

Summary 1195

Problems 1196

N THIS CHAPTER YOU WILL LEARN

- 1. That by replacing the pull-up network (PUN) of a CMOS logic gate by a single, permanently-on PMOS transistor, considerable savings in transistor count and silicon area can be achieved in gates with high fan-in. The resulting circuits are known as pseudo-NMOS.
- 2. That a useful and conceptually simple form of MOS logic circuits, known as pars-transistor logic (PTL), at I zes MOS transistors as series switches in the signal path from input to output.
- 3. That a very effective switch for both analog and digital applications known as transmission gate, is formed by connecting an NMOS and a PMOS transistor in parallel
- 4 That eliminating the pull-up network and placing two complementary switches, operated by a clock signal, in series with the pull-down network of a CMOS gate, results in an interesting and useful class of circuits known as dynamic logic.
- 5. How the BJT differential-pair configuration is used as a current switch to realize the fastest commercially available logic-circuit family emitter-coupled logic (ECL).
- 6 How the MOSFET and the Bit are combined in BiCMOS circuits in ways that take advantage of the best attributes of each device

Introduction

Standard CMOS logic, which we studied in Chapter 13, excels in almost every performance category. It is easy to design, has the maximum possible voltage swing, is robust from a no se-immunity standpoint, dissipates no static power, and can be designed to provide equal high-to-low and low-to-high propagation delays. Its main disadvantage is the requirement of two transistors for each additional gate input, which for gates with high fan-in can make the chip area large and increase the total capacitance and, correspondingly, the propagation delay and the dynamic power dissipation. For this reason designers of digital integrated circuits have been searching for forms of CMOS logic circuits that can be used to supplement standard CMOS. This chapter presents three such forms that reduce the required number of transistors but incur other costs. These forms are not intended to replace standard CMOS, but are rather to be used in special applications followed.

Pseudo-NMOS logic, studied in Section 14.1, replaces the pall-up network (Pr Sour a (MOS logic gate by a single permanently "on" PMOS trans stor. The reduction in transator count and silicon area comes at the expense of static power dissipation. As well, the culp t low level Voy becomes dependent on the transistors' W/L ratios.

Pass-transistor logic (PTI), studied in Section 14.2, utilizes MOS transistors as swithin in the series path from input to output. Though simple and attractive for special applications PTL coes not restore the signal level and thus recuires the occasional use of standard (Nos inverters to avoid signal level degradation, especially in long chains of swiches

The dynamic logic circuits studied in Section 14.3 d spense with the Pt. Nand place two complementary switches in series with the PDN. The switches are operated by a click and the gate output is stored on the load capacitance. Here the reduction in transistor country achieved at the expense of a more complex design that is less robust that static (MI)s

Although CMOS accounts for the vast majority of digital integrated circuits, there say bipolar logic-circuit family that is still of some interest. This is emitter coupled logicitit, which we study in Section 14.4. Finally, in Section 14.5 we show how the MGSH Landing BIT can be combined in ways that take advantage of the best properties of each resulting in what are known as BiCMOS circuits.

14.1 Pseudo-NMOS Logic Circuits

14.1.1 The Pseudo-NMOS Inverter

Figure 14.1 shows a modified form of the CMOS inverter. Here, only Q is driven by the input vo tage while the gate of Q is grounded, and Q acts as an active load for Q. Even before we examine the operation of this circuit in detail, a radvantage over standard C50s is obvious. Each riput needs to be connected to the gate of only one transistor or, adematively, only one additional transistor (an NMOS) will be needed for each additional rate input. Thus the area and delay penalties arising from increased fan-in in a standard (MOS will be reduced. This is indeed the motivation for exploring this modified inverter circuit

The inverter circuit of Fig. 4 1(4) resembles other terms of NMOS logic that consistof a driver transistor (Q_i) and a load transistor (in this case (Q_i) , hence the name pseudo-NMOS




Figure 14 Eta, The pseudo NMOS logic a verter (b) The cultaneement load on saturated-lea h NMOS inverter. (c) The depletion-load NMOS inverter.

Lar comparison purposes, we shall briefly mention two older forms of NMOS logic. The earliest form, popular in the mid-1970s, utilized an enhancement MOSFLT for the load element, in a topology whose basic inverter is shown in Fig. 14 1(b). We studied this inverter circuit in Example 13.2, where we found that it suffers from a relatively small ogic swing, small no se margins, and high static power dissipation. For these reasons, this logic-circuit technology is virtually obsolete. It was replaced in the late 1970s and early 980s with depletion load NMOS circuits, in which a depletion NMOS transistor (see Section 5.9.6) with its gate connected to its source is used as the had element. The topology of the basic depletion-load inverter is shown in Fig. 14.1(c).

It was init ally expected that the depletion NMOS with I to would operate as a constant. current source and would thus provide in excellent load element. However it was quickly realfixed that the hock effect in the depletion transister causes its and characteristic and ceviate considerably from that of a constant current source. Neve theless, depletion-load NMOS circuits teature significant improvements over their enhancement food counterparts, enough to justify the extra processing step required to fabricate the deplet on devices (namely non-implanting the channel). Although depletions and NMOS has been virtually replaced by CMOS, one can still see some depletion-load circuits in specialized applications. We was not study depletion-load NMOS large here (the interested resider in refer to he CD or the web-ite of this book).

The pseudo NMOS reverter that we are about to study is similar to depiction load NMOS but with rather improved characteristics. It also has the advantage of being directly compatible with standard CMOS circuits.

14.1.2 Static Characteristics

The stable characteristics of the pselide-NMOS inveiter can be derived in a manner similar to that used for standard CMOS. Toward that end, we note that the drain currents of Q, and Q, are given by

$$i_{DN} = \frac{1}{2}k_n(v_l - V_l)^2$$
, for $v_O \ge v_l - V_l$ (saturation) (14.1)

$$i_{DN} = k_a [(v_I - V_I)v_O - \frac{1}{5}v_O^2], \text{ for } v_O \le v_I - V_I \text{ (triode)}$$
 (14.2)

$$i_{DP} = \frac{1}{2}k_p(V_{DD} - V_i)^2, \quad \text{for } v_O \le V_i \quad \text{(saturation)}$$
 (14.3)

$$i_{DP} = k_p [(V_{DD} - V_t)(V_{DD} - v_O) - \frac{1}{2}(V_{DD} - v_O)^2], \text{ for } v_O \ge V_t \text{ (triode)}$$
 (14.4)

where we have assumed that $T_n = T_n + T_n$ and have used $K = K(WT)_n$ and K $k'_n(W/L)_n$ to simplify matters.

To obtain the vo tage-transfer characteristic of the inverter, we superimpose the load curve represented by Eqs. (14.3) and (14.4) on the i=1, character stics of Q_{ij} , which can be elabeted as t_{∞} and draw tor various values of Such a graphical construction is shown in Fig. 14.2, where, to keep the ciagram simple, we show the Q₁ curves for orly the two extreme values of v_o namely, 0 and V_{ob} . Two observations follow:

Veonstant current load provides a capacitor-charging current that does no diminish as a rises toward I as is the case with a resistive load. Thus the value of t i, obtained with a currents suice load is significantly leave, than that obtained with a resistive, oad (see Problem 14.1). Of course, a resistive oad, such as in the circuit studied in Example 13.1, is simply out of the question because of the very large's reconsiderant would recupy (equavalent to that of theirsands of transisters!)




Figure 14.2 Ciriplical construction to de et nine the VIC of the inverter in Fig. 14 I(a)

- 1. The load curve represents a rauch lower saturation current (Eq. 14.3) than stepse sented by the corresponding curve for Q, namely, that for \(I \). This is a result the fact that the pseudo-NMO's inverter is usually designed so that k is greater than by a factor of 4 to 10. As we will show shortly this inverter is of the so-called fational type, and the ratio \(i \) \(k \) \(k \) determines al, the breakpoints of the VIII has is \(l \) \(l \) \(l \), and so o it and thus determines the noise margins. Selection of a relatives high value for reduces \(V_{OI} \) and widens the noise margins.
- 2 Although one tends to think of Q_i as acting as a constant-current source, it actall operates in satura ion for only a small range of x_i , namely, $x_j \le x_i$, for the remainder of the v_0 range, Q_0 operates in the triode region.

Consider first the two extreme cases of When 0, Q_s is cut off and Q_s is operating the triode region, though with zero current and zero drain source voltage. Thus the operating point is that shelled A in Fig. 14.2, where $-1 = I_{so}$, the static current is zero, and the static power dissipation is zero. When s=1, the inverter will operate at the point labeled in Fig. 14.2. Observe that unlike standard CMOS, here V_{so} is not zero, an obvious dead vartage. Another disadvantage is that the gate conducts current (I_{so}) in the low-origin state, and thus there will be static power dissipation $(P_{so} - I_{tot} \times V_{so})$

14.1.3 Derivation of the VTC

Figure 14.3 shows the VTC of the pseudo NMOS inverter. As indicated, it has four disindreg one labeled I through IV, corresponding to the different combinations of possible modes of operation of Q and Q. The four regions, the corresponding transistor modes of operation, and the conditions that define the regions are listed in Table 14.1. We shall utilize the information in this table together with the device equations given in Eqs. (.4.1) threads (14.4) to derive expressions for the various segments of the VTC and in particular for the important parameters that characterize the static operation of the invertex

For the NMOS a serters such as that studied in Example 13.2. depends on the ratio of he tiansold ict ince parameters of the devices, that is on the ratio (k,H,L_0) , $(k,(H,L_0))$. Such circuits at the reference known as rate and logic circuit. Standard CMOS logic circuits do not have such a dependence and can therefore be called ratioless.




Figure 14.3 v.T. Corthepseid v.M.O.S. inverter. This curve spirited for 1 (15.5.4) is 1 (15. and 19.

Table 14.1 Regions of Operation of the Pseudo-NMOS Inverter						
Region	Segment of V. C.	Ç)	(1	Condition		
1	AB.	(ator)	11 occ	. <1,		
В	BC	Satirat n	1r o. e	() ()		
111	())	Linde	Trove	1 4 , 1,		
IV	(H	Irrode	Satu at ⊇n	· 51		

■ Region I (segment AB):

$$v_o = V_{OH} = V_{DD}$$

■ Region II (segment BC):

Equating t_{DN} from Eq. (14.1) and t_{DP} from Eq. (14.4) together with substituting $k_n = rk_p$, and with some manipulations, we obtain

$$v_{ij} = V_{i} + \sqrt{(V_{DD} - V_{i})^{2} - r(v_{i} - \overline{V_{i}})^{2}}$$

The value of V can be obtained by differentiating this equation and substituting $\partial v_0/\partial v_1=-1$ and $v_i=V_{ii}$:

$$1 = 1, + \frac{1}{\sqrt{r(r+1)}}$$

The threshold voltage I is by definition the value of thorwhich

$$V_M = V_t + \frac{V_{DD} - V_t}{\sqrt{r+1}}$$

I mally, the end of the region II segment (point () can be found by substructing i=i=0, in Eq. (14.6), the condition for Q_{∞} leaving saturation and entering the triode region

■ Region III (segment CD)

This is a short segment that is not of great interest. Point D's characterized by

Region IV (segment DE)

Equating t_i , from Eq. (14.2) to t_i from Eq. (14.3) and substituting $k_i - ik$ results in

$$v_O = (v_t - V_t) - \sqrt{(v_t - V_t)^2 - \frac{1}{\nu}(V_{DD} - V_t)^2}$$
 (14.9)

The value of V_H can be determined by differentiating this equation and setting $\partial v_0/\partial v_1=1$ and $v_t=V_{Hh}$

$$V_{IH} = V_i + \frac{2}{\sqrt{3}r}(V_{DD} - V_i) \tag{14.10}$$

The value of V_{μ} can be found by substituting $\gamma = U_{\nu}$ into Eq. (145):

$$V_{OL} = (V_{DD} - V_i) \left[1 - \sqrt{1 - \frac{1}{r}} \right]$$
 (1411)

The static current conducted by the inverter in the low-output state is found from Eq. (.13 as

$$I_{\text{stat}} = \frac{1}{2} \lambda \left(I_{DD} - V_i \right)^2$$
 (14.12)

Finally, we can use Eqs. (14.7) and (14.11) to determine $N4I_0$ and Eqs. (14.5) and (14.10) a determine NM_{H} :

$$NM_L = V_i - (V_{DD} - V_i) \left[1 - \sqrt{1 - \frac{1}{r}} - \frac{1}{\sqrt{r(r+1)}} \right]$$
 (141)

$$NM_{H} = (V_{DD} - V_{t}) \left(1 - \frac{2}{\sqrt{3r}}\right)^{3/2}$$

As a final observation, we note that since V_{DD} and V_r are determined by the process technology, the only design parameter for controlling the values of V_{DL} and the noise margins is the ratio r.

14.1.4 Dynamic Operation

Analysis of the reverter transient response to determine t_c with the inverter loaded by a capacitance (is identical to that of the complementary (MOS inverter. The capacitance will be charged by the current i_{DP} ; we can determine an estimate for t_{PDP} by using the average value of i_{DP} over the range $v_o = 0$ to $v_o = V_{DD}/2$. The result is:

$$t_{PaH} = \frac{\alpha_{rC}}{k_{\rho}V_{DD}} \tag{14.15}$$

where

$$\alpha_p = 2 / \left[\frac{7}{4} - 3 \left(\frac{V_t}{V_{DD}} \right) + \left(\frac{V_t}{V_{DD}} \right) \right]$$
 (14.16)

The variety the capacitor discharge is somewhat distorers because the correct i has obesubtracted from $i_{\partial N}$ to determine the discharge carrent. The result is

$$t_{PHI} \simeq \frac{\alpha_{\pi}C}{k_{\pi}Y_{DB}} \tag{14.17}$$

where

$$\alpha_i = 2 / \left[1 + \frac{3}{4} \left(1 - \frac{1}{i} \right) - \left(3 - \frac{1}{i} - \frac{1}{i} + \frac{V_i}{V_{DD}} \right)^2 \right]$$
 (14.18)

which, for a large value of r, reduces to

$$\alpha_r \simeq \alpha_p$$
 (14.19)

Although these are similar formulas to those for the standard CMOS inversor, the pseudo-NMOS inverter has a special problem. Since k is ℓ times smaller than k, ℓ , will be approximately ℓ times larger than ℓ . Thus the circuit exhibits an asymmetrical delay performance. Recall, however, that for gates with large fair in pseudo-NMOS requires fewer tonsistors and thus ℓ can be smaller than in the corresponding standard CMOS gate.

14.1.5 Design

The design involves selecting the ratio i and the E(i) for one of the transistors. The value of B(I) for the other device can then be obtained using i. The design parameters of interest are E_i , VM_i , VM_i , VM_i , P_i , U_i , and U_i . Important design considerations are as follows:

1. The ratio r determines all the breakpoints of the V10 the larger the value of r, the lower 1 this Eq. 14.11) and the wider the noise margins are (Eqs. 14.13 and 14.14). However, a larger represents the asymmetry in the dynamic response and, for a given off the makes the silicon area larger. Thus, selecting a value for represents a compromise between noise margins on the one hand and silicon area and r on the other Usually, r is selected in the range 4 to 10.

2. Once r has been determined a value for (B,I), or (B,I) can be selected and κ other determined. Here, one would select a smill (# 1) to keep the gate area spill and thus obtain a small value for C. Similarly, a small (H/I) keeps I_{in} and P_{inv} On the other hand, one would want to select larger W.L ratios to obtain low I, 2 thus fast response. For usual (high speed) applications, (# 1), is selected so that) is in the range of 50 μ A to 100 μ A, which for $V_{DD} = 1.8 \text{ V}$ results in P_{DD} in the τ_{DD} of 90 μ W to 180 μ W.

14.1.6 Gate Circuits

Except for the load device, the pseudo-NMOS gate circuit is identical to the PDN of the conplementary (MOS gate Four-input, pseudo-NMOS NOR and NAND gates are shour in Fig. 14.4. Note that each requires five transistors con-pared to the eight used in standard CMOS. Ir pseudo-NAIOS, NOR gates are preferred over NAND gates because the former denot utilize transistors in series and thus can be designed with minimum size NMOS cerkes




Figure 14.4 NOR and NAND gates of the pseudo-NMOS type.

14.1.7 Concluding Remarks

Pseudo-NMOS is particularly suited for applications in which the output remains high most if the time. In such applications, the static power dissipation can be reasonably low (since the gate dissipates static power only in the low output state). Further, the output trans hons that matter would presumably be high-to-low ones, where the propagation delay can be mad. " short as necessary. A particular application of this type can be found in the design of address decoders for memory chips (Section 15/4) and in read-only memories (Section 15/5)

Limitaphe 14:1

Consider a pseudo NMOS inverter tabricated in a 0.25-jum CMOS technology for which μ C = 115 μ A V², μ C = 30 μ A V², $m = -1_{\pi} = 0.5$ V and $T_{\pi} = 2.5$ V. Let the BT ratio of Q_{π} be (0.375 μ m = 0.5 μ m) and r = 9. Find,

- (a) Von Vol. Va. Vitt Vin NMH, and NM,
- (b) (WL),
- (c) I_{stat} and P_{D}
- (d) $t_{p_{ijk}}, t_{p_{ijk}}$, and t_i , assuming a total capacitarize at the inverter output of 7 fF

Solution

(a)
$$V_{OH} = V_{DD} = 2.5 \text{ V}$$

 V_{ot} is determined from Eq. (14.11) as

$$A_{ij} = \{2.5, 0.5, 1, \frac{1}{2}, \frac{1}{9}\} = 0.1, \sqrt{2}$$

 $V_{\rm ff}$ is determined from Eq. (14.7) as

$$J_{x} = 0.5 + \frac{2.5 - 0.5}{2.0(9 + 1)} = 0.71 \text{ V}$$

 V_{IR} is determined from Lq. (14.10) as

$$V_{IH} = 0.5 + \frac{2}{\sqrt{3 \times 9}} \times (2.5 - 0.5) = 1.27 \text{ V}$$

 V_u is determined from Eq. (14.8) as

$$J_{ij} = 0.5 + \frac{2.5 - 0.5}{.97} = 1.3 \text{ V}$$

The noise margins can now be determined as

$$NM_H = V_{OH} - V_{IH} = 2.5 - 1.27 = 1.23 \text{ V}$$

$$NM_L = V_{tL} - V_{OL} = 0.71 - 0.11 = 0.60 \text{ V}$$

Observe that the noise margins are not equal and that NM_t is rather low.

(b) The W/L ratio of Q_p can be found from

$$\frac{\mu_n C_{ox}(W/L)_n}{\mu_n C_{ox}(W/L)_p} = 9$$

$$\frac{115 \times \frac{0.375}{0.25}}{30(W/L)_p} = 9$$

Thus.

$$(W/L)_p = 0.64$$

Example 14.1 continued

to. The decurrent in the low-output state can be determined from Eq. (14.12) as

$$I_{\text{stat}} = \frac{1}{2} \times 30 \times 0.64(2.5 - 0.5)^{2} = 38.4 \ \mu\text{A}$$

The static power dissipation can now be found from

$$P_D = I_{\text{stat}} V_{DD}$$
$$= 38.4 \times 2.5 = 96 \text{ } \mu\text{W}$$

(d) The low to high prepagation delay can be found by using Eqs. (.4.15) and (14.16)

$$\alpha_p = 1.68$$

$$t_{PLH} = \frac{1.68 \times 7 \times 10^{-15}}{30 \times 10^{-6} \times 0.64 \times 2.5} = 0.25 \text{ ns}$$

The high-te-low propagation delay can be found by using Eqs. (14.17) and (14.18)

$$\alpha_n = 1.54$$

$$t_{10} = \frac{1.54 \times 7 \times 10}{15 \times 10^{-10.5} \times 2.5} = 0.03 \text{ ns}$$

Now, the propagation delay can be determined as

$$t_P = \frac{1}{2}(0.25 + 0.03) = 0.14 \text{ ns}$$

Although the propagation delay is considerably greater than that of a standard CMOS inverter this is not an entirely fair comparison. Recall that the advantage of pseudo-NMOS occurs in gates with large fan-in, not in a single inverter.

EXERCISES

14.1 While keeping to unchanged, redesign the inverter circuit of fixample 14.1 to lower its static power dissipation to half the value found. Find the W. L. ratios for the new design. Also find to, to, and to assuming that Coremanis unchanged. Would the noise margins charge.

Ans. (W/L)_n = 1.5; (W/L)_p = 0.32; 0.5 ns; 0.03 ns; 0.27 ns; no

14.2 Redesign the inverter of Example 14.1 ising r = 4.4 and t_{post} and the noise margins. If $(3.6)^{1.8} = 0.375 \, \mu \text{m} = 0.25 \, \text{g}$ m. find $(3.6)^{1.8} = 1.6 \, \text{g}$, $t_{post} = 1.44 \, t_{post} = 0.22 \, \text{m}$. Ans $T = 0.27 \, \text{V}$, $NM = 0.68 \, \text{V} - NM = 0.85 \, \text{V}$, $(3.6)^{1.8} = 1.44 \, T_{post} = 86.3 \, \mu \text{A} / T_{post} = 0.22 \, \text{m}$. $t_{post} = 0.11 \, \text{ns}$; $t_{post} = 0.03 \, \text{ns}$; $t_{post} = 0.07 \, \text{ns}$

14.2 Pass-Transistor Logic Circuits

A conceptually simple approach for implementing logic functions utilizes series and parsk combinations of switches that are controlled by input logic variables to connect the upin




Figure 14.5 Conceptual pass-transistor logic gates, (a) Two switches, controlled by the input variables B and C, when connected in series in the path between the input node to which an input variable A is applied and the output node (with an implied load to ground) realize the function Y = ABC, (b) When the two switches are connected in parallel, the function realized is Y = A(B + C)




Figure 14.6 Two possible implemental are structure controlled as all connectors loves fixed 1 (a). single NMOS transistor and (b) CMOS transmission gate

and output nodes (see Fig. 14.5). Each of the switches can be implemented either by a single NMOS trans stericlage 14 by or by a pair of con plementary MOS transis ors connected in what is known as the CMOS transmission-gate configuration deig. 14 6). The result is a simple form of logic circuit that is particularly suited for some special legic functions and is frequently used in conjunction with standard CMUS, our to implement such functions efficiently. That is, with a lower total number of transistors than is possible with CMOS alone.

Because this form of logic utilizes MOS transistors in the series path from riput to output, to pass or block signal transmission it is known as pass transistor for a (PFE) As mentioned earlier. CMOS transmission gites are frequently employed to implement the switches, giving this logic-circuit form the elternative name transmission-gite regic. The terms are used interchargeably independent of the actual map emercation of the switches

Though conceptually simple, pass transition logic circuits have to be designed with care In the following, we shall study the basic principles of PTL credit design and present examples of its application.

14.2.1 An Essential Design Requirement

An essential requirement in the design of PTL circuits is ensuring that every cricial node has at all times a loss resistance path either to 1, or to ground To appreciate this point




Figure 14.7. A basic design requirement of P11 circuits is that every node have it ill times a resistance path to either ground or F_{-} . Such a path does not exist in (a) when B is low and S_{-} is provided in (b) through switch S_{2} .

consider the situation depicted in Fig. 14.7(a). A switch S (usually part of a larger PTL e work, not shown) is used to form the AND function of its controlling variable B and the variable A available at the output of a CMOS inverter. The output Y of the PTL profits shown connected to the input of another inverter. Now, if B is high S closes and Y and Y will then be connected either to $Y_{e,e}$ (if A is high) through Q_e or to ground if Y low) through Q_e . But what happens when Y goes low and Y opens'. Node Y will now become a high-impedance node. If initially Y was zero, it will remain so However, if Y that $Y_{e,e}$ was high at $Y_{e,e}$, this voltage will be main tained by the charge on the parable capacitance Y, and Y will not be a logic Y as required of the AND function.

The problem can be easily solved by establishing for node 1 a low-resistance path that s activated when B goes low, as shown in 1 g/14.7(b). Here, another switch, S controlled by B, is connected between Y and ground. When B goes low, S, closes and establishes a low resistance path between Y and ground. The voltage P will then be 1 volta, the proper output of the AND function when B is zero.

14.2.2 Operation with NMOS Transistors as Switches

Implementing the switches in a PTI, circuit with single NMOS transistors results in a stiple circuit with small area and small node capacitances. These advantages, however are obtained at the expense of serious shortcomings in both the static characteristics and the dynamic performance of the resulting circuits. To illustrate, consider the circuit shown in Fig. 14.8, where an NMOS transistor Q is used to implement a switch connecting an april node with voltage γ_i and an output node. The total capacitance between the output node and ground is represented by capacitor C. The switch is shown in the closed state with the control signal applied to its gate being high it U_i . We wish to analyze the operation V_i the circuit as the input voltage V_i goes high to V_i at time V_i . We assume that in tall the output voltage V_i is zero and capacitor C is fully discharged.

Although the MOS transistor is symmetric and its drain and source are interchangeable, it is always useful to know which term hal is functioning as the source and which as the drain. The termina was the higher voltage in an NMOS transistor is the drain. The opposite is true for the PMOS transistor.






Figure 14.8 Operation of the NMOS transistor as a switch in the implementation of PTL circuits. I vis. analysis is for the case with the switch closed v_i is high) and the input going high $(v_i = V_{np})$

When wigoes high, the transister operates in the saturation mode and delivers a current to charge the capacitor,

$$I_D = \frac{1}{2}k_a(V_{DD} + v_D - V_c)^2 \tag{14.20}$$

where $k_0 = k_0^*(H/L)$, and L is determined by the hody effect since the source is at a voltage ry relative to the body (which, diough not shown, is connected to ground), thus see Eq. 5, 107),

$$V_{i} = V_{i0} + \gamma \left(\sqrt{v_{o} + 2\phi_{f}} - \sqrt{2\phi_{f}} \right)$$
 (14.21)

Thus, initially (at t = 0), T = T, and the current r is relatively large. However, as C charges up and corrises, I increases (Eq. 14.2) and codecreases. The latter effect is due to both the increase in r , and in I . It follows that the process of charging the capacitor will be relatively slow. More ser ously, observe from Eq. (14.20) that readuces to zero when mercaches (1) I) Thus the high output voltage (I) will not be equal to I rather it will be ower by ! and to make matters worse, the value of T can be as high as 1.5 to 2 , mes T_n^{-1}

In addition to reducing the gate noise immurity, the low value of 1 ,,, (commonly referred to as a "poor 1") has another detrimental effect. Consider what happens when the output node is connected to the input of a standard CMOS inverter (as was the case in Fig. 147). The low value of V_{ij} , can cause Q of the had inverter to conduct. Thus the inverter will have a finite static current and static power dissipation.

The propagation delay $t_{\rm e, m}$ of the PTL gate of Fig. 14.8 can be determined as the time for γ_i to reach $|V_D|=2$. This can be calculated using techn ques similar to those employed in the analysis of the CMOS inverter in Section (3.3), as will be illustrated shortly in an example

Figure 14-9 shows the NMOS switch circuit when a , is brought down to 0 V. We assume that initially $v_{\phi} = V_{\phi t}$. Thus at t = 0+, the transistor conducts and operates in the saturation region,

$$i_{D} = \frac{1}{2}k_{n}(V_{DD} - V_{i})^{2}$$
 (14.22)

where we note that since the source is now at 0 V (note that the drain and source have interchanged roles), there will be no body effect, and I remains constant at I . As C discharges, , decreases and the transistor enters the triode region at : , 1 , -1 Nevertheless, the capacitor discharge continues until C is fully discharged and e., . 0. Thus, the NMOS transistor provides $V_{co} \simeq 0$ or a "good 0". Again, the propagation delay t_{co} can be determined using usual techniques, as illustrated by the following example.




Figure 14.9 Operation of the NMOS switch as the input goes low $(v_i = 0 \text{ V})$. Note that he drain in NMOS tracks of this case higher reaching a standard converge of the product of the drain interchange roles in comparison to the circuit in Fig. 14.8

Example 14.2

Consider the NMOS transition switch is the circuits of Figs. 14 × and 14.9 to be publicated in a term of ogsitor which $a = -50 \, \mu \, \text{N} \times \mu \, \text{C} = -20 \, \mu \, \text{N} \times k_B = -1 \, \text{N} \times \mu \, \text{C} = -20 \, \text{E} \, \text{N}$, and $4 \times 5 \, \text{N} \times \mu \, \text{C} = -50 \, \text{E} \, \text{N} \times \mu \, \text{C} = -20 \, \mu \, \text{N} \times k_B = -1 \, \text{N} \times \mu \, \text{C} = -20 \, \text{E} \, \text{N}$, and $4 \times 2 \, \mu \, \text{C} = -20 \, \mu \, \text{N} \times k_B = -1 \, \text{N} \times \mu \, \text{C} = -20 \, \text{E} \, \text{C} = -20 \, \text{E} \, \text{C} = -20 \, \mu \, \text{N} \times k_B = -1 \, \text{N} \times \mu \, \text{C} = -20 \, \text{E} \, \text{C} = -20$

- (a) For the case with v_i high (Fig. 14.8), find V_{con}
- the 16 the output teeds a CMOS inventer whose (B. Z.) (2., 8 OB Z.) (4.) (10 µm.) 2 µm. that the sale current of the inverter and its power dissipation when its input is at the value found in (a). Also fine the inverter output voltage.
- (c) Find Ipin.
- (d) For the case with v_i going low (Fig. 14.9), find t_{ext} .
- (e) Find Ip.

Solution

ta) Refer to Fig. 14 × 114 - 8 the value of a at which 2 stops conducting.

$$U_{i}=U_{i}\cup U_{i}$$

then.

$$V_{OH} = V_{OD} - V_{I}$$

where I is the value of the threshold valtage at a value holy reverse has equal to I. Using Eq. (14.21), we have

$$V_{t} = V_{t0} + \gamma (\sqrt{V_{CH}} + 2\phi_{t} - \sqrt{2\phi_{t}})$$

$$= V_{t0} + \gamma (\sqrt{V_{DD} - V_{t} + 2\phi_{t}} - \sqrt{2\phi_{t}})$$

Substituting $V_{ij} = V_{ij} = 0.874 = 5$, and $2\phi = 16$, we obtain a quadratic equation in V_{ij} whose solution velocities

$$V_t = 16 \text{ V}$$

Thus.

$$V_{OH} = 3.4 \text{ V}$$

Note that this represents a significant loss in signal amplitude.

(b) The load inverter will have an input signal of 3.4 V. Thus, its Q. will conduct a current of

$$i_{DP} = \frac{1}{2} \times 20 \times \frac{10}{2} (5 - 3.4 - 1)^2 = 18 \ \mu A$$

where we have assumed Q_{ν} to be operating in saturation, as we still expect v_0 of the inverter to be close to 0. Thus, the static power dissipation of the inverter will be

$$P_D = V_{DD}t_{DP} = 5 \times 18 = 90 \,\mu\text{W}$$

The putput voltage of the inverter can be found by noting that Q will be operating in the production for until ights current to that of Q_{ij} is Q_{ij} . Such contains as to determine the output voltage to be 0.08 V

(c. To determine t_i), refer to Fig. 4.8. We need to find the current t_i at t = 0 (where $t_i = 0$) and at $t = t_{PUt}$ (where $t_i = 0$) to be determined), as follows:

$$i_D(0) = \frac{1}{2} \times 50 \times \frac{4}{2} \times (5-1)^2 = 800 \text{ } \mu\text{A}$$

$$V_t (\text{at } v_O = 2.5 \text{ V}) = 1 - 0.5(\sqrt{2.5 + 0.6} - \sqrt{0.6}) = 1.49 \text{ V}$$

$$i_D(t_{PIH}) = \frac{1}{2} \times 50 \times \frac{4}{2} (5 - 2.5 - 1.49)^2 = 50 \text{ } \mu\text{A}$$

We can now compute the average discharge current as

$$|r_D|_{\rm av} = \frac{800 + 50}{2} - 425 \; \mu A$$

and t_{PLH} can be found as

$$t_{PLH} = \frac{C(V_{DD}/2)}{\frac{1}{1000}}$$

= $\frac{50 \times 10^{-15} \times 2.5}{425 \times 10^{-10}} = 0.29 \text{ ns}$

to Refer to the electric fig. 149. Observe data here, it constant actions Action, Qwill be operating in saturation, and the drain current will be

$$i_D(0) = \frac{1}{2} \times 50 \times \frac{4}{2} (5-1)^2 = 800 \,\mu\text{A}$$

At $t = t_{pHL}$, Q will be operating in the triode region, and thus

$$i_D(t_{PHL}) = 50 \times \frac{4}{2} \left[(5-1) \times 2.5 - \frac{1}{2} \times 2.5^2 \right]$$

= 690 \(\mu A

Thus, the average discharge current is given by

$$i_D|_{a_1} = \frac{1}{2}(800 + 690) = 740 \ \mu A$$

and tom can be determined as

$$t_{PHL} = \frac{50 \times 10^{-15} \times 2.5}{740 \times 10^{-6}} = 0.17 \text{ ns}$$

(e)
$$t_P = \frac{1}{2}(t_{PLH} + t_{PHL}) = \frac{1}{2}(0.29 + 0.17) = 0.23 \text{ ns}$$

EXERCIS

14.3 Let the NMOS transistor switch in Fig. 14.8 be fabricated in a 0.18-jum CMOS process for which $V_{10} = 0.5 \text{ V}$, $\gamma = 0.3 \text{ V}^{V2}$, $2\phi_f = 0.85 \text{ V}$, and $V_{DD} = 1.8 \text{ V}$. Find V_{OH} . Ans. 1.15 V

14.2.3 Restoring the Value of V_{obs} to V_{obs}

Example 14.2 illustrates clearly the problem of signal level loss and its deleterious effection the operation of the succeeding (MOS inverter Some rather ingenious techniques have been developed to restore the output level to 1. We shall briefly discuss two such lesh riques. One is circuit-based and the other is based on process technology

The circuit-based approach is illustrated in Fig. 14.10. Here, Q. is a pass transistor, n trolled by input B. The output node of the PTL network is connected to the input of a standard (MOS inverter formed by Q and Q A PMOS transistor Q), whose gate is controlled by the output voltage of the inverter. has been added to the circuit. Observe that in the eventilia the output of the P11 gate , is low (at ground). Will be high (at I), i, and O, will be it On the other hand, if π is high but not quite equal to T_{π} , the output of the inverter will be on tas it should be land Q will turn on supplying a current to charge Cup to F. This process will stop when I that is when the output voltage has been restored to its proper leve. In level restoring" function performed by Q is frequently employed in MOS digital circuit design. It should be noted that although the description of operation is relatively straight for ward, the addition of O. closes a "positive feedback" loop around the CMOS inverter and has operation is more involved than it appears, especially during transients. Selection of a Wicratio for Q is also a somewhat involved process, although normally k is selected to be made tower than k (say a third or a fifth as large). Intuitively, this is appealing, for it implies that g will not piav a major role in circuit operation, apart from restoring the level of late 1 as explained above. Transistor Q. is said to be a "weak PMOS transistor." See Problem 14.1"

The other technique for correcting for the loss of the high-output signal level (1), fisaled nology based solution. Specifically, recall that the loss in the value of I, is equal to I, It'd lows that we can reduce the loss by using a lower value of T, for the NMOS switches and we can eliminate the loss altogether by using devices for which 1, 0. These zero-threshold devices can be tabricated by using ion implantation to control the value of 1, and are known is




Figure 14.10 The use of transist of (1) nected in a feedback loop around the Mor inverter, to restore the V_{off} level, produced by ." to V_{DD} .

natural devices. The problem of low-threshold devices, however, is the increased subthreshold conduction (Section 12.5.3) and the corresponding increase in static power dissipation.

14.2.4 The Use of CMOS Transmission Gates as Switches

Great improvements in static and dynamic performance are obtained when the switches are implemented with CMOS transmission gates. The transmission gate in izes a pair of complementary transistors connected in paradel. It acts is an excedent (witch, providing bidirectional current flow, and it exhibits an "on" resistance that remains almost constant for wide ranges of input voltage. These characteristics make the transmission gate not only an excellent switch in digital applications but also an excellent analog switch in such applications as data converters and switched-capacitor filters (Chapter 16)

Before we analyze the transmission gate circuit, it is useful to reflect on its origin. Recall that an NMOS transistor transition the CV level to the output perfectly and thus produces a "good to" it has difficulty, however, in passing the 3 level with the result that F - F (a "poor F) It can be shown (see Problem 4.18) that a PMOS transistor does exactly the opposite, that is, it passes the conjugate perfectly and that produces a "good 1" but has troable passing the 14V level, thus production appear 0. It is natural there fore to think that placing an NMOS and a PMOS transistor in parallel would produce good results in both the 0 and 1 cases

Another way to describe the perfern arccord the two transistor types, with it the NATOS is good at pull by the output down to 0.V. while the PMOS is pood at pulling the output up to Interestingly, these are also the roles they play in the searcher CMOS inverter

Figure 14-11 shows the transmission gate together with its frequently used circuit symbo. The transmission gate is a blateral switch that results in the results in the switch when the skingh (V_{DD}) . In terms of logic variables, its function is described by

Figure 14 (2(a) shows the transmission gate switch in the 'on' position with the input, trising to 1 at t = 1. Assuming as before that in tially the output voltage is zero, we see that Q_i will be operating in saturation and providing a charging current of

$$i_{DN} = \frac{1}{2}k_n(V_{DD} - v_O - V_{In})^2$$
 (14.23)




Figure 14.11 The CMOS transmission gate and its circuit symbol.




Figure 14-12 Operation of the from massive site is a witch in PTT circuits with (a). In grand (b) ...

where, as in the case of the single NMOS switch, Tylis determined by the body effect

$$V_{in} = V_{i0} + \gamma (\sqrt{v_0 + 2\phi_i} - \sqrt{2\phi_i})$$
 (14.24)

Transistor Q will conduct a diminishing current that reduces to zero at the Observe however, that Q operates with the transition and is initially in saturation.

$$i_{DP} = \frac{1}{2} k_p (V_{DD} - |V_{Ip}|)^2$$
 (1425)


where, since the body of Q is connected to I. I remains constant at the value i assumed to be the same value as for the n channel device. The total capacitor charging on rent is the sum of i and i. Now Q will enter the triode region at i. I but whom tinue to conduct until C is fully charged and i. I . Thus, the p-channel device w^i provide the gate w ith a "good I". The value of I can be calculated using assume techniques where we expect that as a result of the additional current available from the PMOS device for the same value of C, I will be lower than in the case of the single NMOS switch. Note however, that adding the PMOS transistor increases the value of C.

When goes low as shown in Fig. 14.12(b) Q and Q interchange roles. Analysis, the circuit in Fig. 14.12(b) will indicate that Q_p will cease conduction when Q_p talls to Q_p where $|V_{pp}|$ is given by

$$|V_{ip}| = V_{i0} + \gamma \left[\sqrt{V_{DD} - v_{ij} + 2\phi_{i}} - \sqrt{2\phi_{i}} \right]$$
 (142)

Transistor Q_N , however, continues to conduct until C is fully discharged and $v_0 = V_{OI} = 0 \text{ V}$, a "good 0."

We conclude that transmission gates provide far super or performance, both static and dynamic, than is possible with single NMOS switches. The price paid is increased circuit complexity, area, and capacitance.



- (a) What are the values of V_{Ob} and V_{Ob} ?
- (b) For the situation in Fig. 14.12(a), find $i_{DN}(0)$, $i_{DP}(0)$, $i_{DP}(t_{PLH})$, $i_{DP}(t_{PLH})$, and $t_{PLH}(0)$
- (a) For the situation dependent right (2.5) find (0) (0) (1), (1) and (2) are value of v_0 will Q_2 turn off
- (d) Find t_n

Ans. (1) (V, 9 V) (b) 80 (p) V (2) p V (80) (V) (8p) V (24 rs) (1800 p) V (320 p) V (688 p) V (2) p V. 0.19 ns, 1.6 V, (d) 0.22 ns

Equivalent Resistance of the Transmission Gate. A though the transmission gate is capable of passage the full I am offerels to the order pacitance. On not a perfect switch In particular, the transmission gate has a finite for resistance. It is asciul to, us to obtain an estimate for this resistance. It can for instance be used together with the load capacitance as an alternative in cans to determining propagation delay. This approach is particularly useful in a functions involving a network of inverters and transmission gates as we shall shortly see

To obtain an estimate of the resistance of the transmission gate, we shall consider the situation in Fig. 14-12(a), where the transmission gate is on and is passing a high input (V_{ij}) to the capacitor fold. Transis or Q_{ij} operates in saturation until the adoptive voltage V_{ij} reaches $(V_{DD} + V_{ij})$, at which time Q_{ij} turns off; thus,

$$i_{DN} = \frac{1}{2} k_n (V_{DD} - V_{D} - v_D)^2 \quad \text{for} \quad v_D \le V_{DD} - V_B$$
 (14.27)

$$i_{DN} = 0$$
 for $v_O \ge V_{DD} - V_{Pl}$ (14.28)

A pross estimate for the equivalent resistance of Q_n can be obtained by dividing the voltage across it, (I_n, \dots, I_n) , by I_n , and neglecting the body effect that it, assuming I_n remains constant; thus,

$$R_{\text{veq}} = \frac{V_{iDi} - v_{i0}}{\frac{1}{2} k_n (V_{DD} - V_{in} - v_{i0})^2} \quad \text{for} \quad v_{ij} \le V_{DD} \quad V_{in}$$
 (14.29)

and

$$R_{Neq} = \infty \quad \text{for} \quad v_O \ge V_{DD} - V_{m} \tag{14.30}$$

Transistor Q, will operate in saturation until : z = 1, after which it enters the triodic region; thus,

$$i_{DP} = \frac{1}{2}k_p(V_{DD} - |V_{tp}|)^2$$
 for $v_O \le |V_{tp}|$ (14)

$$i_{DP} = k_p \left[(V_{DD} - |V_{tp}|)(V_{DD} - v_O) - \frac{1}{2}(V_{DD} - v_O)^2 \right] \quad \text{for} \quad v_O \ge |V_{tp}|$$
(14.1)

A gross estimate for the resistance of Q can be obtained by dividing the voltage across $(V_{DD}-v_O)$, by i_{DP} ; thus,

$$R_{Peq} = \frac{V_{DD} - v_{O}}{\frac{1}{2}k_{p}(V_{DD} - |V_{tp}|)^{2}} \quad \text{for } v_{O} \le |V_{tp}|$$
(143)

$$R_{Peq} = \frac{1}{k_p \left[V_{DD} - |V_{tp}| - \frac{1}{2} (V_{DD} - v_O) \right]} \quad \text{for } v_O \ge |V_{tp}|$$

Finally, the equivalent resistance $R_{\rm col}$ of the transmission gate can be obtained as the particle equivalent of $R_{\rm Neq}$ and $R_{\rm Peq}$.

$$R_{TG} = R_{Neq} \parallel R_{Peq} \tag{14.35}$$

Obviously, $R_{\rm c}$ is a function of the output voltage; As an example, we show no Fig. 14.13 a plot for $R_{\rm c}$ for the transmission gate analyzed in Exercise 14.4. Observe that $R_{\rm c}$ remains relatively constant over the full range of $R_{\rm c}$ fine average value of $R_{\rm c}$ over the range $R_{\rm c} = 0$ to $R_{\rm c} =$

2 (2, 4)

14.5 For the transmission gate analyzed in Exercise 14.4, whose equivalent resistance for capacitor charging is plotted in Fig. 14.13, use the average resistance value over the range $\epsilon_{\rm c}$, = 0.7 to 25.7 to determine $t_{\rm c,H}$. Compare the result to that obtained using average currents in Exercise 14.4. Note that from the graph, $R_{\rm c} = 4.8 \, {\rm k}\Omega$ at $\epsilon_{\rm c} = 0.7$, and $R_{\rm c} = 6.5 \, {\rm k}\Omega$ at $\epsilon_{\rm c} = 2.5 \, {\rm k}\Omega$. Recall that $t_{\rm PLH} = 0.69 RC$.

Ans $t_{eff} = 0.27$ ns, very close to the value of 0.24 ns obtained in Exercise 14.4

The expression for R_{+} derived above applies only to the case of capacitor charging A similar analysis can be performed for the case of capacitor discharge illustrated in Fig. 14.12(b). The resulting value of R_{-} is close to that obtained above (see Problem 14.21).

Similar to the empirical formulas for R_{∞} and R_{γ} of the CMOS inverter (Eqs. 13.70 and 13.71), there is a simple empirical formula for R_{γ} , that applies for both capacitor charging and discharging and for all modern submicron technologies (see Hodges et al., 2004), namely,

$$R_{TG} \simeq \frac{12.5}{(W/L)_n} k\Omega \tag{14.36}$$




Figure 14.13 Place the equivalence to v_0 , the two terms for v_0 to the situation specified in Exercise 14.5.

EXERCISE

14.6 Use Eq. (14.76) to estimate the value of $R_{\rm c}$ for a minimum size $r_{\rm c}$ at standard major (8) must MOS technology with $(W/L)_n = (W/L)_p = 1.5$

Ans. 8.3 kΩ

Having an estimate of the resistance of the transmission gate enables us to calculate the propagation delay of a signal path continuing into rimore from rission gates. Figure 4-14(a) shows one such circuit. It consists of a transmission gate connecting the cutput of at inverter to the input of another. We are interested in finding the propagation delay from the input of the first diverter to the input of the second as we apply a negative going step to the input of the first inverter.

Fig. 14-14(b) shows the equivalent circuit where $R_{\rm c}$ is the equivalent resistance of $Q_{\rm c}$. $R_{\rm c}$ is the equivalent resistance of the transmission gate, $C_{\rm co}$ is the output capacitance of the oriver inverter, $C_{\rm co}$, and $C_{\rm co}$ are the capacitances introduced by the transmission gate at its input and output respectively, and $C_{\rm co}$ is the input capacitance of the load inverter. Observe that the circuit takes the form of an RC ladder network. As male formula has been developed for calculating the delay of an arbitrarily long RC ladder network such as that shown in Fig. 14-15 having three sections. Known as the Fimore delay formula at gives for the ladder in Fig. 14-15.

$$I_P = 0.69[C_1R_1 + C_2(R_1 + R_2) + C_3(R_1 + R_2 + R_3)]$$
 (14.37)

Applying the Elmore formula to the two-stage Edder in Fig. 14-14(b) gives

$$t_P = 0.69[(C_{\text{out}} + C_{7G1})R_1 + (C_{\text{in2}} + C_{7G2})(R_1 + R_2)]$$
 (14.38)





Figure 14-14 a Armsnoss restoro cels he utput of a CMOS inverter to the input of another ability center for the purpose of a above no the propose of a above no the propose of a above no the propose of the circuit in tab.



14.7 The circuit in Fig. 14.14 is tabric ited in a 0.13 μ m CMOS technology. Q of the first inverter has WI = 2, and both transistors of the transmission gate have WI = 1. The capacitances have been estimated to be C = -10 ff. C = C = -5 ff. and C = -10 ff. Use the empirical formulas to obtain the variets of R_0 and R_0 . Then, determine an estimate for I.

Ans. $R_{P\uparrow} = 15 \text{ k}\Omega$; $R_{TG} = 12.5 \text{ k}\Omega$; $t_P = 0.64 \text{ ns}$

14 2.5 Pass-Transistor Logic Circuit Examples

P11 realization of a two to one multiplexer. Depending on the logic value of C, either For B is connected to the output Y. The circuit realizes the Boolean function.

$$Y = CA + \overline{C}B$$




Figure 14.16 Realization of a two-to-one multiplaxer using pass-transistor logic




Figure 14.17 Realization of the XOR function using pass-transistor logic.

Our second example is an efficient realization of the exclusive-OR (XOR) tenetion. The circuit shown in Fig. 14.1., atribizes four transistors in the transmission gales and a nother four for the two inverters needed to generate the complements A and B for a total of eight transisto s. Note that 12 transisters are needed in the realization with standard CMOS

Our final PTL example is the circuit shown in Fig. 4.18. It uses NMOS switches with low or zero threshold. Observe that both the input variables and their complements a clemployed and that the circuit generates both the Boolean function and its complement. Thus this form of circuit is known as complementary pass-transistor logic (CPL). The circuit consists of two identical networks of pass trans stors with the corresponding transition gates controlled by the same sign if (B and B). The inputs to the PHT, however, are complemented. I and I for the first network. and I and B for the second. The circuit shown realizes both the AND and NAND functions




Figure 14.18 An example of a pass-transistor in gate utilizing both the input variables and their, in plements. This type of circuit is therefore areas. complementary pass-transistor logic, or CPI that both the output function and its complemen are generated.

- 14.8 Consider the circuit in Fig. 14.8, and for each case, find 3, and 3. The input signals are changed as
 - (a) The signals at terminals S and G are interchanged (B) applied to S and B applied to G). All the rest are the same.
 - (b) The signals at terminals 5 or 6 are interchanged as in (a), and the signals at 2 and 4 are changed to A and A, respectively. All the rest remain the same.

Ans (a) 1 - 1 + B 1 + B (i.e., OR NOR), (b) 1B + 1B 1 + 4B + 4B (i.e. XOR-XNOR)

14.2.6 A Final Remark

Although the use of zero threshold devices solves the problem of the loss of signal leves when NMOS switches are used, the resulting circuits can be much more sensitive to noise and other effects, such as leakage currents resulting from subthreshold conduction

14.3 Dynamic MOS Logic Circuits

The logic circuits that we have studied thus far are of the static type. In a static logic circuit every node has, at all times, a low-resistance path to boor ground. By the same token the voltage of each node is well defined at all times, and no node is left floating. Static circls do not need clocks (i.e., periodic timing signals) for their operation, although clocks may be present for other purposes. In contrast, the dynamic logic circuits we are about to discin rely on the storage of signal voltages on parasitic capacitances at certain circuit nodes. Since charge will leak away with time, the circuits need to be periodically refreshed, thus te presence of a clock with a certain specified minimum frequency is essential

To place dynamic logic circuit techniques into perspective, let's take stock of the various styles we have studied for logic circuits. Standard (MOS excels in nearly every perfor mance category. It is easy to design, has the maximum possible fogic swing is robust from 3 noise immunity standpoint, dissipates no static power, and can be designed to provide equal low-to-high and high-to-low propagation delays. Its main disadvantage is the requiremental two transistors for each additional gate input, which for high fan in gates can make the chip

area large at dimerease the total capacitance and, correspondingly, the propagation datay and the dynamic power 3 ssiper on Pseudo NMOS reduces the number of required transistors at the expense of static power dissipation. Pass transistor legic can result it simple small area circuits but is limited to special applications and requires the use of CMOS inverters to restore signal levels, especially when the switches are simple NMOS transistors. The dynamic logic techniques studied in this section maintain the low device count of preudo-NMOS while reducing the static power dissipation to zero. As will be seen, this is achieved at the expense of more complex, and less robust, design

14.3.1 The Basic Principle

Figure 14 19(1) shows the basic dynamic logic, ite. It consists of a pull down network (PDN) that relives the logic function in exactly the same way as the PDN of a standard (MOS gate or a pseudo NMOS gate. The however, we have two switches in series that are per odically operated by the obey signal p whose wavefort as shown in Fig. 14 10(b). When 5 s low, O s turned on, and the circuit is said to be in the secup or precharge phase. When \$\displaystar{\phase}\$ is high. Q is oft and Q turns on and the circuit is in the evaluation phase E-nails, note that C, denotes the total capacitance between the output node and ground

During precharge, Q coroucts a diel inves apacitance to so that at the end of the precharge interval. Le voltage at Y is equal to Y. Also during precharge, the inputs Y R. radic are allowed to a baryear it settle to their proper value. Observe that because goes off, no path to ground exists

During the evaluation phase, Q as off and D is turned on Now at the input conformation sine that corresponds to a high cutput, the PDN does not conduct cjust as in a standard




Figure 14.19 (a) bas stricture of dynamic MOS regional to (b) Wiveform of the clock needed to operate the dynamic logic circuit (c) An example circuit.

(MOS gate) and the output remains high at I, thus I, I. Observe that no low to high propagation delay is required, thus I = 0. On the other hand, if the combination imputs is one that corresponds to a low output, the appropriate NMOS transistors in the PDN will conduct and establish a path between the output node and ground through the "on" transistor Q. Thus C will be discharged through the PDN, and the voltage at the output will reduce to I = 0. The high-to-low propagation delay I, can be calculated an exact the same way as for a standard CMOS circuit, except that here we have an additional transition, Q, in the series path to ground. Although this will increase the deav slightly the increase will be more than offset by the reduced capacitance at the output node as a result of the absence of the PUN.

As an example, we show in Fig. 14.19(c) the circuit that realizes the function Y = A + BC. Sizing of the PDN transistors often follows the same procedure employed the design of static CMOS. For Q, we select a M/L ratio large enough to ensure that C = 0 be fully charged during the precharge interval, but small enough so that the capacitance C = 0 not be increased significantly. This is a ratioless form of MOS logic, where the output less do not depend on the transistors. A = 1 ratios (unlike pseudo-NMOS, for instance)

Example 14.3

Consider the four-input, dynamic logic NAND gate shown in Fig. 14.20(a). Assume that the gate is tabricated in a 0.18 μ m. (MOS technology for which I_{\odot} , 0.18 V I_{\odot} = 0.5 V and μ , C₁ = 4 μ C₂ = 300 μ A. V. To keep C. small NMOS devices with II_{\odot} = 0.22 μ m. 0.18 μ m are used (including transistor Q_{\odot}). The PMOS precharge transistor Q_{\odot} has II_{\odot} = 0.54 μ m.0.18 μ m. The total capacitance C_L is found to be 20 fF.

- (a) Consider the precharge operation (Fig. 14.20b) with the gate of Q at 0 V, and assume that at t (C) is fully discharged. Calculate the rise time of the output voltage, defined as the time for v is rise from 10% to 90% of the final voltage V_{DD} .
- (b) For A = B = C = D = 1, find the value of t_{PHL} .

Solution

(a) From Fig. 14.20(a) we see that at $c_0 = 0.14$, $c_0 = 0.18$ V. Q will be operating in the saturation region and i_D will be

$$i_D(0.1 V_{DD}) = \frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L} \right)_p (V_{DD} - |V_{vp}|)^2$$
$$= \frac{1}{2} \times 75 \times \frac{0.54}{0.18} (1.8 - 0.5)^2$$
$$= 190.1 \ \mu A$$

At $v_y = 0.9 V_{DD} = 1.62 \text{ V}$, Q_p will be operating in the triode region; thus,

$$i_{D}(0.9V_{DD}) = \mu_{r}C_{r}\left(\frac{W}{l}\right) \left[(V_{D} - V_{p})(V_{D}) - 0.9V_{r} \right] = 75 \times \frac{0.54}{0.18} \left[(1.8 - 0.5)(1.8 - 1.62) - \frac{1}{2}(1.8 - 1.62)^{2} \right]$$

$$= 49 \ \mu A$$




Figure 14.20 Circuits for Example 143

Thus the average capacitor charging current is

$$I_{\rm av} = \frac{1}{2}(190.1 + 49) = 119.6 \,\mu\text{A}$$

The rise time t_r of v_t can now be determined from

$$\ell_{\rm r} = \frac{C\Delta v_{\rm Y}}{I_{\rm dy}}$$

$$= \frac{(-1/9)I_{\rm eff} - 0.11I_{\rm eff}}{I_{\rm eff}}$$

Thus

$$I_r = \frac{2.0 + 10 - + 0.8 + 1.8}{19.6 + 1.0} = 0.19.48$$

(b) When J = B = C = D = I, all the NMOS transisters will be conducting during the evaluation phase. Replicing the five identical transisters with an equivalent device O_C with $(B - I)_{-1} = (B - I)_{-2} = (1.5 - 0.3)$, we obtain the equivalent circuit for the capacitor discharge shown in Fig. 14.20(c). At $C_1 = I_{-M} + Q_{C0}$ will be operating in saturation, thus

$$\frac{1}{2} \cdot 300 \cdot 0318 \cdot 051$$

Example 14.3 continued

At $v_Y = V_{DD}/2$, Q_{eq} will be operating in the triode region; thus,

$$i_D(V_{DD}/2) = (\mu_n C_{os}) \left(\frac{W}{L}\right)_{eq} \left[(V_{DD} - V_t) \frac{V_{DD}}{2} - \frac{1}{2} \left(\frac{V_{DD}}{2}\right)^2 \right]$$

$$= 300 \times 0.3 \left[(1.8 - 0.5) \left(\frac{1.8}{2}\right) - \frac{1}{2} \left(\frac{1.8}{2}\right)^2 \right]$$

$$= 68.9 \, \mu A$$

Thus the average capacitor-discharge current is

$$I_{\rm av} = \frac{76.1 + 68.9}{2} = 72.5 \ \mu A$$

and t_{PHL} can be found from

$$t_{PHL} = \frac{C(V_{DD} - V_{DD}/2)}{I_{av}}$$

$$= \frac{20 \times 10^{-15} (1.8 - 0.9)}{72.5 \times 10^{-6}} = 0.25 \text{ ns}$$

EXERCISE

14.9 In an attempt to reduce t_{EH} of the NAND gate in Example 14.3, the designer doubles the value of B. L. of each of the NMOS devices. If C. increases to 30 fF, what is the new value if t_{EH} .

Ans. 0.19 ns.

14.3.2 Nonideal Effects

We now briefly consider various sources of nonideal operation of dynamic logic creuts

Noise Margins Since, during the evaluation phase, the NMOS transistors begin to conduct for $v_t = V_m$.

$$V_{IL} \simeq V_{IH} \simeq V_{in}$$

and thus the noise margins will be

$$NM_L = V_{IL} - V_{OL} = V_{in} - 0 = V_{in}$$

 $NM_H = V_{OH} - V_{IH} = V_{DD} - V_{in}$

Thus the noise margins are far from equal, and VVI is rather low. Although VVI is high other nonideal effects reduce its value as we shall shortly see. At this time, however observe that the output node is a high impedance node and thus will be susceptible to nose pickup and other disturbances.

Output Voltage Decay Due to Leakage Effects. In the absence of a path to grown through the PDN, the output voltage will ideally remain high at L. This, however, is based

on the assumption that the charge on C, will remain intact. In practice, there will be leakage current that will cause C_i to slowly discharge and v_i to decay. The principal source of leakage is the reverse current of the reverse biased junction between the drain diffusion of transistors connected to the output rode and the substrate. Such currents can be in the range of 10 TA to 10 15 A, and they increase rapidly with temperature approximately doubling for every 10. Corise in temperature). Thus the circuit can magnifection if the clock is operaing at a very low frequency and he output node is not "refreshed" periodically. This exact same point will be encountered when we study dynamic memory cells in Chapter 15

Charge Sharing. There is another and often more serious way for " to lose some of its charge and thus cause. To fall som ficantly below 1. To see how this can happen, refer to Fig. 14.21(a) which shows only Q and Q, the two top transistors of the PDN, together with the precharge fransistor Q. Here, C. is the capacitance between the common node of Q. and O and ground. At the beginning of the evaluation phase, after Q has aimed off and with C charged to 3 - 0 (e.g. 14.21a), we assume that C_i is initially discharged and that the inputs are such that at the gate of Q we have a high signal, whereas at the gate of Q the signal is low We can easily see that Q will firm on and its drain current it, will flow as indicated. Thus ewil discharge C and charge C. Although eventually i, will educe to zero, towill have lost some of its charge, which will have been transferred to C. This phenomenon is known as charge sharing (see Problem 14.31).

We shall not pursue the problem of charge sharing any further here lex leps to point out a couple of the techniques usually employed to minimize its effect. One approach involves idding a p-channel device that continuously conducts a sin all current to replen shithe charge lost by C, as shown in Fig. 142 (b). This arrangement should remind us of pseudo-NMOS. Indeed, adding this transistor will cause the gate to dissipate static power. On the positive side, however, the added fransistor will lower the impedance level of the output node and make it less susceptible to noise as well as solving the leakage and charge-sharing problems. Another approach to




Figure 14-21 (a) Charge sharing (b) Adding a permit mily furned on transistor Q solves the charge sharing problem at the expense of static power dissipation.

solving the charge sharing problem is to precharge the internal nodes, that is, to provide capacitor C. The price paid in this case is increased circuit complexity and node capacitar. Cascading Dynamic Logic Gates A serious problem arises it one attempts to case of dynamic logic gales. Consider the situation depicted in Fig. 14.22, where two single is dynamic gates are connected in cascade. Daring the precharge phase, c. and c., be charged through Q and Q respectively. Thus, at the end of the precharge inter-I and I Now consider what happens in the evaluation phase for the cisc high input 4 Obviously, the correct result will be Y low (0 V) and) high, 1 1 What happens however is somewhat different. As the evaluation phase begins turns on and (begins to discharge However simultaneously () turns on and (), begins to discharge. Only when drops below I will Q turn off. Infortunately is a ever by that time cowl have lost a significant amount of its charge and will be associated than the expected value of I ... (Here it x amportant to note that in dynamic oga or., charge has been lost it cannot be recovered. This problem is sufficiently schous to note simple cascading an impractical proposition. As askal however, the ingenuity of city, designers has come to the rescue, and a number of schemes have been proposed to make is cading possible in dynamic logic circuits. We shall discuss one such scheme after consucre Exercise 14.10.




Figure 14-22 two states it put dynamic to correspond to carried at the example of the example of and particly distinguished the output at \$2 wall fall lower than so shill cause logic malfunction.

EXERCISE

14.10 To gain further insight into the cascading problem described above, let us determine the decrease in the output voltage v₁₂ for the circuit in Fig. 4.22. Specifically consider the circuit as the evaluation phase begins: At t = 0 = 0 and = 0.1 in insistors Q and Q are on off and can be removed from the equivalent circuit. Furthermore, for the purpose of this approximate analysis, we can replace the series combination of Q and Q with a single device having an appropriate B T and similarly for the combination of Q and Q. The result is the approximate equivalent circuit in Fig. 1.4.16. We are interested in the operation of this circuit in the interval M.

during which v_p falls from V_{00} to V_0 at which time Q_{00} turns off and C_D stops discharging. Assume that the process technology has the parameter values specified in Example 14.2, that for all NMOS transistors in the circuit of Fig. 14.22, $|d^*|_{L^2} + 4|_{\rm ptm}/2|_{\rm pm}$ and $|C^*|_{L^2} = 40$ Hz.




Figure E 14.10

- (a) Find $(W/L)_{eq1}$ and $(W/L)_{eq2}$
- (b) find the values of it at it and at it, it lience determine an average value for it
- (c) Use the average value of a found in (b) to determine an estimate for the interval Ar
- (d) 1 and the average value of r during M. To simplify matters, take the average to be the value of r obtaine 1 when the gate vo tage r, r midway through its excursion (i.e., r 3 V). (Hint Q_{r} will remain in saturation.)
- (e) Use the value of M found in (c) rogether with the average value of r determined in (d) to find an estimate of the reduction in r doing M. Hence determine the final value of r
- Ans (i) 1.1 (b) 400 μ A and 175 μ A for an average value of 288 μ A (c) 156 ns (d) 100 μ A, (e) $\Delta v_{i2} = 1.4$ V, thus v_{i2} decreases to 3.6 V

14.3.3 Domino CMOS Logic

Domino CMOS logic is a form of dynamic logic that results in cascadable gates. Figure 14.23 shows the structure of the Domino CMOS logic gate. We observe that it is simply the basic dynamic logic gate of Fig. 14.19(a) with a static CMOS inverter connected to its output. Operation of the gate is straightforward. During precharge, λ will be raised to λ , and the gate output λ will be at 0.3. During evaluation, depending on the combination of input λ in ables, either λ will remain high and thus the output λ will remain low $(r_{\lambda} = 0)$ or λ will be brought down to 0.3, and the output λ will rise to λ (λ), finite). Thus, during evaluation, the output either remains low or makes only one low to-high transition.

To see why Domino CMOS gates can be cascaded, consider the situation in Fig. 14.24(a), where we show two Domino gates connected in coscade. For simple ty, we show single input gates. At the end of precharge, V_i will be it V_i , V_i will be at V_i , and V_i will be at V_i , V_i will be at V_i , V_i will be at V_i , and V_i will be at V_i , V_i will be at V_i , and V_i will give a partially charged. When V_i talk below the hreshold voltage of inverter V_i , will give, tunning V_i on, which in turn begins to discharge V_i and pulls V_i low. Eventually, V_i rises to V_{DD} .






Figure 14.23 The Domino CMOS logic gate. The . r . sists of a dynamic-MOS logic gate with a state of MDS in reconnected to the output. During evaluation, Y enter a law (at 0 V) or will make one 0-to-1 transition (to 1).




Figure 14-24 (a) Two single input I), if no CMON logic gates connected in case alo (b) Waveloris dring the evaluation phase.

From this description, we see that because the output of the Domino gate is low a fix beginning of evaluation, no premature capacitor discharge will occur in the subsequent pate in the cascade. As indicated in Fig. 14.24(b), output.), will make a 0 to 1 transit on t

seconds after the rising edge of the clock. Subsequently, output 1, makes a 0-to-1 transition after another t, "interval. The propagation of the rising edge through a caseade of gates resembles contiguously placed dominous filling over each topping the next, which is the origin of the name Domino CMOS legic. Domino CMOS logic finds applied on in the design of address decoders in memory clips, for example

14.3.4 Concluding Remarks

Dynamic logic presents many challenges to the circuit designer. Although it can provide considerable requirement in the chip-area requirement as well as high speed operation, and zero (or little) static power dissipation, the circuits are prone to many nonideal effects, some of which have been discussed here. It should a so be remembered that dynamic power dissipation is an important issue it dynamic have. Another at for that should be considered is the "dead time" daring precharge when the output of the creating not yet available

14.4 Emitter-Coupled Logic (ECL)

I mitter coupled bone (ECL) is the tastest opic result family available for conventional logicsystem design. Eligh speed is achieved by operating all Lipolar transistors out of saturation, thus avaiding storage-time delays and by keeping the logic signal swings relatively small (about 0.8 V or less), thus red icing the time required to charge and discharge the various load and parasitic capacitances. Saturation in ECL is is need by using the 311 differential pair as a current switch. He BII di ferential par va a ched in Chapter S, and we urge the reader to tex cw the introduction giver in Section 8.3 be are proceeding with the study of FCL

14.4.1 The Basic Principle

I mitter coupled logic is based on the use of the carrent steering switch introduced in Section 13.1 (Fig. 3.9) Such a switch can be most conveniently realized using the differential pair shown in Fig. 14.25. The pair is biased with a constant carrent source I, and one side is connected to a reference voltage I₂. As shown in Section 8.3, the current I can be steered to either Q or Q under the control of the input signal. Specifically, when it is greater than I by about 4I = 100 mVs, nearly all the current I is conducted by β and thus for $\alpha = 1, \gamma$, F = IR. Simultaneously, the current through Q will be nearly zero, and thus A = I. Conversely, when - is lower than k, by about 4k, most of the current I will flow through Q and the current through Q will be nearly zero. Thus: -1 and: -1 R

The preceding description suggests that is a logic element, the differencial pain reasizes an inversion furction at a end simultaneously provides the complementary output signal at . The output logic levels are $V=V_0$ and $V=V_0$ and thus the output logic swing is IR. A number of additional remarks can be made concerning this circuit

^{&#}x27;Although higher speeds of operation can be obtained with gallium arsenide (GaAs) circuits, the latter ire not available as off-the-shelt commonerts for conventional digital system design. GaAs digital circtiffs are not covered in this book, however a substantia, amount of material on this subject can be found on the CD accompanying the book and on the website.

Discound arp embres to the technique of lized manous standing variant of transistor transistor egic OTE (kn) syn as Schottsy TTE. There a Schottky diede is placed across the CBI june to re-shunt away some of the base current and awing to the low to take crop of the Schottky diode, the C31 is prevented from becoming forward biased.

- 1. The differential nature of the circuit makes it less susceptible to picked-up naise particular, an interfering signal will tend to affect both sides of the differential pair similarly and thus will not result in current switching. This is the common-ning rejection property of the differential pair (see Section 8.3).
- 2 The current drawn from the power supply remains constant during switching This unlike CMOS (and TIL), no supply current spikes occur in ECL, eliminating at important source of noise in digital circuits. This is a definite advantage, especially since ECL is usually designed to operate with small signal swings and has cone spondingly low noise margins.
- 3. The output signal levels are both referenced to I and thus can be made particularly stable by operating the circuit with I=0 in other words, by utilizing a negative power supply and connecting the I—line to ground. In this case, I=0 and I'=-IR
- 4. Some means must be provided to make the output signal levels compatible with those at the input so that one gate can drive another. As we shall see shortly, proceed ECL gate circuits incorporate a level-shifting arrangement that serves to center the output signal levels on the value of V_R .
- 5. The availability of complementary outputs considerably simplifies logic design with ECL.

EXERCISE

14.11 For the circuit in Fig. 14.25, let V = 0, V = 4 m.Λ, $V = 220 \Omega$, V = 1.32 V, and assume α. Determine V = 0 and V = 0. By how much should the output levels be shifted so that the values of V = 0 and V = 0.88 V; V = 0.88 V; V = 0.88 V, V = 0.88 V, V = 0.88 V.




Figure 14.25 The basic element of ECL is the differential pair. Here, V_R is a reference voltage

14.4.2 ECL Families

Currently there are two popular forms of commercially available ECL namely, ECL 10 k and ECL 100 k. The ECL 100 K series features gate delays on the order of 0.75 ns and

disapates about 40 mW gate, for a delay power product of 30 pJ. Although its power dissipation is relatively high the 100K series provides the shortest available gite delay in small and medium-scale integrated circuit packages.

The ECL 10 K series is slightly slower; it features a gate propagation delay of 2 ns and a power dissipation of 25 mW for a delay power produc of 50 pl. A though the value of PDP is higher than that obtained in the 100K series, the 10K series is easier to use. This is because the rise and fall tones of the pulse signals are deliberately made longer, thus reducing signal coupling, or cross talk, between ad acen's grad lines. ECL 10K has an "edge speed" of about 3.5 ns, compared with the approximately 1 ns of LCL 100K. To give concreteness to our study of LCL in the following we shall consider the popular ECL. 0K in some detail. The same techniques, however, can be approximately to other types of ECL.


In addition to its usage in SSI and MSI circuit backages, + CL is also employed in large-scale and VI SI applications. A variant of CI known is current-mode lopic (CMI is unlized in VLSI applications (see Treadway, 1989, and Wilson, 1990).

14.4.3 The Basic Gate Circuit

The basic gate circuit of the r CL TCK family is slov in it fig. 14.26. The circuit consists of three parts. The network composed of Q_1, D_1, D_2, R_1, R_2 , and R_3 generates a reference voltage V_R whose value at room temperature is -1.32 V. As will be shown, the value of this reference voltage is made to change with temperature in a predete mined manner to keep the noise margins almost constant. Also, the reference of tage V_R is made relatively exensitive to variations in the power-supply voltage V_R .

.....

14.12 Figure I/14.12 shows the includithat generates the reference voltage U_0 . Assuming that the voltage drop across each of D/D_0 , indiffer base, employ function of Q_1 is 0.75 V, calculate the value of V_0 . Neglect the base current of Q_1






Figure 14 26 Basic are all of the Lot Lord gate family

The second part, and the heart of the gate, is the differential amplifier formed by Q_n and either Q_i or Q_i . This differential amplifier is biased not by a constant current source, as was done in the circuit of rig. 14.25. but with a resistance R, connected to the negative supply 1. Nevertheless, we will shortly show that the current in R, remains approximately constant over the normal range of operation of the gate. One side of the differential implifier consists of the reference transistor Q_{κ} , whose base is connected to the reference volt age 1. The other side consists of a number of transistors (two in the case shown), connected in parallel, with separated bases, each confected to a gate input. If the voltages applied to A and B are at the rogal θ level, which, as we will soon fine $\phi(t)$ is about $\theta(t)$ below T_{θ} both Q_i and Q_i , will be off and the current I_i in R_i will flow through the reference transistor Q_i The resulting voltage drop across R —will cause the collector voltage of Q_k to be low

On the other hard, when the voltage applied of for B s at the loope I level, which as we will show shortly is about 0.4 V above 1. (rans story) or Q, or both, will be on and Q_a we be off. This the current I will flow through Q or Q or both and an almost equal current will flow brough R. The resulting voltage drep across ho will cause the collector voltage to drop. Meanwhile, since Q is off its collector voltage rises. We thus see that the collage at the collector of Q will be high if for R or both is high, and thus at the collector if Q_k the OR logic function, f + P is realized. On the other hand, he common collector of O and O will be high only where I and B are simultaneously over his at the common coector of Q, and Q, the logic function AB + A + B is reclized. We therefore conclude that the two input gate of Eg. 14.26 realizes the OR suretion and its complement, the NOR furctor. The evailability of complene itary on pals, sum important advirtage of ECL, it samplifies logic design and avoids the se of additional inverters with associated time delay

It should be ricted that the resistance connicting each of the gate input terrograls to the neg attice supply enables the user to leave an unused aput terminal open. An open imput terminal will be pulled down to the negative sap, by voitege, and its associated transistor will be off

EXERCISE

14.13 With input terminas I and B in Fig. 14.26 left oper, fine the current I, through R. Also fine the voltages at the collector of Q_{ij} and at the common collector of the input transistors Q_{ij} and Q_{ij} Use $V_B = -1.32 \text{ V}$, V_{BE} of $Q_B = 0.75 \text{ V}$, and assume that β of Q_B is very high. Ans. 4 mA; -1 V; 0 V

The third part of the ECT gate circuit is composed of the two emitter followers, Q and 2. The emitter followers do not have on chip loads, since in many applications of highspeed logic circuits the gate output drives a transmission I ne terminated at the other end, as indicated in Fig. 14.27. (More on this later in Section 14.4.6.)

The emitter followers have two purposes. First, they shift the level of the output signals by one T_n drop. Thus, using the results of Exercise 14.13, we see that the output levels become approximately 1.25 V and 0.75 V. These shifted evels are centered approximately around the reference voltage (1, -1.32 V), which means that one gate can drive another. This compatibility of logic levels at input and output is an essertial requirement in the design of gate circuits.

The second function of the output emitter followers is to provide the gate with low output resistances and with the large output currents required for charging load capacitances




Figure 14-27. The proper way to connect high speed legic gates such as ECE. Properly tenninglating transmission he connect he the two gates of minates the ringing that would otherwise corrupt the by signals. (See Section 14.4.6.)

Since these large transient currents can cause spikes on the power supply line, the collectors of the emitter followers are connected to a power supply terminal I separate from that it the differential amplifier and the reference voltage circuit, I. Here we note that the supply current of the differential ampafier and the reference circuit remains almost constant The use of separate power-supply terminals prevents the coupling of power-supply spikes to a the output circuit to the gate circuit and thus lessens the likelihood of talse gate switching Bill I and I are of course connected to the same system ground, external to the chap

14.4.4 Voltage Transfer Characteristics

Having provided a qualitative description of the operation of the FCL gate, we shall now derive its voltage-transfer characteristics. This will be done under the conditions that the outputs are terminated in the manner indicated in Fig. 14.27. Assuming that the B input is low and thus Q_i is off, the circuit simplifies to that shown in Fig. 14.28. We wish to analyze this circuit to determine (, versus and , versus (where + + + ,)




Figure 14-28 Simplified version of the ECL gate for the purpose of finding transfer characteristics

In the analysis to fellow we shall make use of the exponential i, it is character stic of the BIT Since the BETs used in ECL circuits have small areas (in order to have small cipacitances and hence high t, their scale currents t are small. We will therefore assume that at an emitter current of 1 mA an ECE trensistor has a 1, drop of 0 18 V

The OR Transfer Curve Figure 14.29 is a sketch of the OR transfer characteristic. versus v_n with the parameters V_{ON} , V_{ON} , V_{II} , and V_{III} indicated. However, to simplify the calculation of I and I, we shall use in a ternative to the unity gain definition. Specifically, west it less in that at point it, transit for the secondary for the white the isconditing $\frac{1}{2}$ of 1. The reverse will be assumed for point y. Thus at point x we have

$$\frac{I_{F}|_{Q_{B}}}{I_{E}|_{Q_{A}}} = 99$$

Using the exponential $t_E = t_{HE}$ relationship, we obtain

$$V_{BE}|_{Q_R} - V_{BE}|_{Q_S} = V_T \ln 99 = 115 \text{ mV}$$

which gives

$$V_{tL} = -1.32 - 0.115 = -1.435 \text{ V}$$

Assuming Q_1 and Q_R to be matched, we can write

$$V_{HI} - V_R = V_R - V_H$$

which can be used to find V_{tt} as

$$V_{tt} = -1.205 \text{ V}$$

To obtain 1. , we note that (2) is off and (2) carries the entire current 1. given by

$$I_{s} = \frac{V_{R} - V_{BE}}{R} Q_{R} + V_{EE}$$




Figure 14-29 The GR in lister characteristic . . . ciscs / for the circular Fig. 14.28

$$= \frac{-1.32 - 0.75 + 5.2}{0.779}$$
$$= 4 \text{ mA}$$

(If we wish, we can iterate to determine a better estimate of T) and hence of T (Assuming that Q) has a high β so that its $\alpha = 1$, its collector current will be approximately $4 \, \mathrm{mag}$. If we neglect the base current of Q, we obtain for the collector voltage of Q.

$$|V_C|_{O_*} \approx -4 \times 0.245 = -0.98 \text{ V}$$

Thus a first approximation for the value of the output voltage 1 18

$$V_{OL} = V_C|_{Q_R} - V_{BE}|_{Q_T}$$


= -0.98 - 0.75 = -1.73 V

We can use this value to find the emitter current of Q and then iterate to determine a better estimate of its base emitter voltage. The result is 1 1 19 V and correspondingly

$$V_{OL} \simeq -1.77 \text{ V}$$

At this value of output voltage Q sapplies a load current of about $4.6\,\mathrm{m\,V}$. To find the value of B we assume that Q is complete, so cat off thera is Q. Thus the circuit for determining B simplifies to that in Eq. 14.30. An invision this circuit assuming B = 100, results in B, $A = 0.83\,\mathrm{V}$, $B = 22.4\,\mathrm{m\,V}$, and

$$V_{OH} \simeq -0.88 \text{ V}$$



Engan 14 30 e. attordetermine (

mida, je leja

14.14 For the circuit in Fig. 14.28, determine the values of I_{ε} obtained when $v_i = V_{ii}$, V_i and V_i and V_i and V_i thin the value of V_{ii} , corresponding to $V_i = V_i$. Assume that $V_i = V_i = V_i$ and $V_i = V_i$

Noise Margins The results of Exercise 14.14 indicate that the bias current I_k remains approximately constant. Also, the output voltage corresponding to I_k is approximately equal to V_R . Notice further that this is also approximately the midpoint of the logic swing; specifically,

$$\frac{V_{OL} + V_{OH}}{2} = -1.325 = V_{A}$$

Thus the output logic levels are centered around the midpoint of the input transition band. This is an ideal situation from the point of view of noise margins, and it is one of the reasons for selecting the rather arbitrary looking rambers (1 1 2 V and 1 5 2 V) for reference and supply voltages.

The noise margins can now be evaluated as follows

$$NM_{II} = V_{OH} - V_{IH}$$
 $NM_{L} = V_{IL} - V_{OL}$
= -0.88 - (-1.205) = 0.325 V = -1.435 - (-1.77) = 0.335 V

Note that these values are approximately equal

The NOR Transfer Curve. The NOR marsfer characteristic, which is $v_{n,k}$ versus v_t for the circuit in Fig. 14.28, as ske ched in Fig. 4.31. The values of I_t and I_t , are dentical to those found caracter for the OR characteristic. To emphasize this, we have labeled the threshold points x and y, the same letters used in Fig. 14.29.

For $i \in I$ (Q), is oft and the output voltace—can be found by an itezing the circuit composed of κ , Q, and its \$6.52 termination. Except that κ is slightly smaller than R, this circuit is identical to that in the i4.30. In is the octput voltage will be only slightly greater than the value V found corner. In the sketch of V ig 14.31 we have assumed that the output voltage is approximately equal to V_{OH}




Figure 14-31 The NGR marster characteristic 21 years as for the arcint of by 14.35

Figure 14.32 Circuit for finding v_{NOR} versus v_i for the range $v_i > V_{yy}$.

tange r > l. A number of observations are in order. First, note that r = l, results into output vortage slightly higher than l = l his is because R = l is smaller than R = l in the l choser lower in value than R = s of that with r equal to the normal logic l value the l which is approximately l = l > l. Which is approximately l = l > l the OR output.

Second, note that as - exceeds F, transistor Q operates in the active mode and the circuit of Fig. 14.32 can be analyzed to find the gain of this amplifier, which is the sope of the segment (z) of the transfer characteristic. At point z, transistor Q_i saturates Either increments in - (beyond the point - F) cause the collector voltage and hence -, tincrease. The slope of the segment of the transfer characteristic beyond point z, howevers not annly, but is about 0.5, because as Q_i is driven deeper into saturation, a portion of the increment in - appears as an increment in the base collector forward-bias voltage. The reader is urged to so we Exercise 14.15, which is concerned with the details of the NOR transfer characteristic.

EXERCISE

14.15 Consider the circuit in Fig. 14.32. (a) For T=1.205 V, find C_{on} (b) For A=0.88 V, find C_{on} (c) Find the slope of the transfer characteristic at the point $C_{on}=0.88$ V (d) Find the value of C_{on} at which Q_{o} saturates (i.e., T_{o}). Assume that $T_{on}=0.75$ V at a current of $T_{on}=0.3$ V, and $\beta=100$.

Ans. (a) -1.70 V; (b) -1.79 V; (c) -0.24 V/V; (d) -0.58 V

Manufacturers' Specifications—ECL manufacturers supply gate transfer characters ties of the form shown in Figs. 14.29 and 14.31. A manufacturer usually provides sufficures measured at a number of temperatures. In addition, at each relevant temperature worst-case values for the parameters E. E. E. and E. are given. These worst-case values are specified with the inevitable component tolerances taken into account. Is all example. Motorola specifies that for MECL 10,000 at 25.0, the following worst-case.

values apply⁶

$$V_{IL,max} = -1.475 \text{ V}$$
 $V_{IH,max} = -1.105 \text{ V}$ $V_{OH,max} = -1.630 \text{ V}$ $V_{OH,max} = -0.980 \text{ V}$

It ese values can be used to determine worst-case noise margins,

$$NM_t = 0.155 \text{ V}$$
 $NM_H = 0.125 \text{ V}$

which are about half the typical values previously calculated

For additional information on MECL specifications the interested reader is reterred to the Motor M. (1988, 1980) publications listed in the hiblingraphy in Appendix G.

14.4.5 Fan-Out

When the input signal to an E. I. gate is low (1), then put content is equal to the current that flows in the 50-k Ω pull down resistor. Thus

$$L_0 = \frac{1.77 + 5.2}{50} \sim 69 \ \mu A$$

When the input s high (k-1) the input time r is greater because of the base current of the input transistor. Thus, assuming a transistor β of 100, we obtain

$$I_{HI} = \frac{-0.88 + 5.2}{50} + \frac{4}{101} \sim 126 \,\mu\text{A}$$

Both these current values are quite small, which copped with he very small parpet resistance of the LCT gate, ensures that the learn lation of logic signal level results from the innaticularities of fair out gates. It offers that the furious of EC cautes is not I mited by logic level considerations but rather by the degredation of the mean speed as a mid to times. This latter effect is due to the copacition of the male fair out gate present to the driving gate approximate value). Existing the deficiency and can be as high as 90 and that does not represent a design problem, the *action-out* is limited by considerations of circuit speed to 10 or so

14.4.6 Speed of Operation and Signal Transmission

The speed of operation of a logic fair by is measured by the decay of its besic gate and by the rise and fall times of the output we reforms. Typical values of these parameters for ECI bave already been given. Here we should note that because the output is an emitier follower, the rise time of the output signal is shorter than its fall time since in the rising edge of the output pulse, the cruiter to lover functions and provides the output errent required to charge up the load and parasitic capacitances. Or the other hand, as the signal at the base of the emitter follower fails, the emitter follower cuts of fails and the load capacitance discharges through the confination of load and pull down tes stances.

To take full adventage of the very high speed of operation possible with LCL, special intention, should be paid to the method of interconnecting the various logic gates in a system. To appreciate this point, we shall priefly ciscuss the probability of signal musicussion.

If CT deals with signals whose rise times may be 1 ns or even less, the time it takes for light to travel only 30 cm or so Ter such signals, it wire and its environment become circle tively complex circuit election along which signals propagate with finite speed (perhaps half the speed of light time). If em iso Unless special care is laken lenerally that leaches the end

of such a wire is not absorbed but rather returns as a reflection to the transmitting end who (without special care) it may be re-reflected. The result of this process of reflection is also can be observed as ringing a damped oscillatory excursion of the signal about its final same

Unfortunate v. 1 CL is particularly sensitive to ringing because the signal levels are small. Thus it is important that transmission of signals be well controlled and small. energy absorbed to prevent reflections. The accepted technique is to him title nature stanecting wires or some way. One way is to insist that they be very short, where short, taken to mean with respect to the signal rise time. The reason for this is that if the wireer nection is so short that reflections retain while the input is still rising the testil become only a somewhat slowed and "bumpy" rising edge

If however, the reflection returns after the rising edge, it produces not simply a repcation of the initiating edge but an interpendent second event. This is clearly had Thus te time taken for a signal to go from one end of a line and back is restricted to less than Long time of the driving signal by some factor - say 5. Thus for a signal with a lins i se time in for propagation at the speed of light (30 cm ns) or double path of only 0.2 insequivalent local or 6 cm, would be allowed represent no in the limit a wire only 3 cm from end ic end-

Such is the restriction on ECL 100k. However, ECL 10k has an intentional vision? rise time of about 3.5 ns. Using the same rules, wires can accordingly be as unglasable 10 cm for ECL 10K

If greater engins are needed, then transmission lines must be used. These are simply wire in a controlled environment in which the distance to a ground reference prane or a second will, is highly controlled. Thus they mucht simply be twisted pairs of wires, one of which is grounded or parallel ribbon wires every second of which is grounded or so called microstry lines on a printed circuit board. The tatter arc simply copper strips of controlled geometry of one side of a thin printed circuit board, the other side of which consists of a grounded plane

Such transmission lines have a character stic impedance, R, that ranges from a lewie s of onms to hundreds of ohms. Signais propagate on such lines somewhat more sowly marthe speed of light, perhaps half as fast. When a transmission line is terminated at is recit ing end in a resistance equal to its characteristic impedance. Recall the energy sent of the line is absorbed at the receiving end, and no reflections occur (since the termination acts is a limitless length of transmission line). Thus, signal integrity is maintained. Such transmission lines are said to be property terminated. A properly terminated line appears at its send is end as a resistor of value R. The followers of LCL 10K with their open emitters and lowest put resistances (specified to be 1/12 maximum) are ideally suited for driving transmission lines ECE is also good as a line receiver. The simple gate with its high (50 ks2, pt. dow. input resistor represents a very lazh resistance to the line. Thus a few such gates can be o nected to a termanated line with attle difficulty. Both these ideas are represented in Fig. 127

14.4.7 Power Dissipation

Because of the differential amplifier nature of LCT, the gate current remains approximates constant and is simply steered from one side of the gate to the other depending on the ripo logic signals. Thus the supply current and hence the gate power dissipation of ortermina of ECL remain relatively constant independent of the logic state of the gate. It follows that to voltage spikes are introduced on the supply line. Such spikes can be a dangerous society. noise in a digital system. It follows that in LCT the need for supply line bypassing is into great as in, say, TTL. This is another advantage of ECL.

Achieved by connecting capacitances to ground at frequent nature assulong the power supply breeds printed-circuit board.

At this juncture we should reiterate a point we made earlier, name y, that although an ECL gate would operate with $V_{CC} = 0$ and $V_{CC} = +5.2 \text{ V}$, the selection of $V_{CC} = 5.2 \text{ V}$ and ground is certainly an excellent reference.

14.16 For the FCT gare in Fig. 14.25 calculate an approximate value for the power dissipated in the circuit under the condition that all inputs are low and that the emitters of the output followers are left open. Assume that the reference circuit supplies four identical gates, and hence only a quarter of the power dissipated in the reference stream should be attributed to a single gate.

14.4.8 Thermal Effects

In our analysis of the ECE gate of Ex. 14.26, we found that at complement, fure the reference voltage E_F is 1.32 V. We have itso shown that the midpoint of the output logic swing is approximately equal to this voltage, which is an ideal situation in that it results in equal high and low noise imagins. In Example, 4.4, we shall derive expressions for the temperature coefficients of the reference voltage and of the output low and high voltages in this way, it will be shown that the midpoint of the output logic swing varies with temperature at the same rate as the reference voltage. As a result, although the mach tudes of the high and ow noise margins, change with temperature, their values remain equal. This is an idded advantage of ECE and provides a demonstration of the high degree of design optimization of this gate circuit.

Example 14.4

We wish to determine the temperature coefficient of the reference voltage k_k and of the midpoint between V_{DF} and V_{DBF}

Solution

To determine the temperature coefficient of U_n consider the crimit in Fig. F14.12 and assume that the temperature changes by +1.0. Denoting the temperature coefficient of the dode and transistor voltage drops by δ , where $\delta=2$ mV=0, we obtain the equivalent calculat shown in Fig. 14.33, in the latter or cuit, the changes in device voltage drops are considered as signals, and hence the power supply is shown as a signal ground.

In the circuit of Fig. 14.33 we have two signal generators, and we wish to a talyze the circuit to determine ΔI_R , the change in I_R . We shall do so using the principle of superposition. Consider first the branch R_R , D_R , D_R , and neglect the signal base current at Q_R . The voltage signal at the base of Q_R can be easily obtained from

Although the circuit contains diodes and a transistor, which are nonlinear elements, we can use superposition because we are dealing with small clainges in voltages and currents, and thus the diodes and the transistor are replaced by their linear small-signal models.

Example 14.4 continued




Figure 14.33 Equivalent circuit for determining the temperature coefficient of the reference voltage V_g .

$$v_{h1} = \frac{2\delta \times R_1}{R_1 + r_{d1} + r_{d2} + R_2}$$

where r_{ij} and r_{ij} denote the incremental resistances of diodes D_{ij} and D_{ij} , respectively. The debias current through D_{ij} and D_{ij} approximately 0.64 mA, and thus $r_{ij} = r_{ij} \approx 39.5 \ \Omega$. Hence $c_{ij} \approx 0.3 \ \delta$. Since the gain of the emitter follower Q_{ij} is approximately unity, it follows that the component of Δl_{ij} due to the generator 2δ is approximately equal to v_{ij} ; that is, $\Delta V_{Ri} = 0.3 \ \delta$.

Consider next the component of ΔI_{β} due to the generator δ . Reflection into the emitter circuit of the total resistance of the base circuit, $[R_{\beta}(r_{\beta}+r_{\beta}+R_{\gamma})]$, by dividing it by $\beta+1$ (with $\beta=100$) results in the following component of ΔV_{β} :

$$\Delta V_{R2} = -\frac{\delta \times R_3}{[R_B/(\beta+1)] + r_{o1} + R_3}$$

Here R_i denotes the total resistance in the base circuit, and i denotes the emitter resistance of Q_1 ($\sim 40~\Omega$). This calculation yields $\Delta V_R = -\delta$. Adding this value to that due to the generator 2δ gives $\Delta V_R = 0.7\delta$. Thus for $\delta = 2~\text{mV}$. C, the temperature coefficient of V_R is *1.4~mV. C

We next consider the determination of the temperature coefficient of V. The circuit on which to perform this analysis is shown in Fig. 14.34. Here we have three generators whose contributions can be considered separately and the resulting components of ΔV summed. The result is

$$\Delta V_{OL} \simeq \Delta V_R \frac{-R_{C2}}{r_{eR} + R_E} \frac{R_T}{R_T + r_{e2}}$$
$$-\delta \frac{-R_{C2}}{r_{eR} + R_E} \frac{R_T}{R_T + r_{e2}}$$
$$-\delta \frac{R_T}{R_T + r_{e2} + R_{C2}/(\beta + 1)}$$

Substituting the values given and those obtained throughout the analysis of this section, we find

$$\Delta V_{OL} \simeq -0.43 \delta$$

The circuit for deterining the temperature coefficient of U is shown in Fig. 14.35, from which we obtain

$$\Delta V_{ij} = \delta \frac{R_{ij}}{R_{ij} + \frac{1}{2} + R_{ij} + \frac{1}{2} p_{ij}}$$
 0.33

We now car obtain the variation of the midpoint of the logic swing as

$$\frac{\Delta V_{OL} + \Delta V_{OH}}{2} = -0.68 \,\delta$$

which is approximately equal to that of the reference voltage (1,000 %)




Figure 14.34 Equivalent circuit for determining the temperature coefficient of V_{ot} .




Figure 14.35 Equivient circuit for determining the temperature coefficient of 1.

14.4.9 The Wired-OR Capability

The emitter follower output stage of the ECL family allows an additional level of lag cobe performed at very low cost by simply wiring the outputs of several gates in paralle 1 is illustrated in Fig. 14.36, where the outputs of two gates are wired together. Note that is base emitter diodes of the output followers realize an OR function. This wired-OR correct tion can be used to provide gates with high fan-in as well as to increase the flexibility of ECL in logic design




Figure 14.36 The wired-OR combined

14.4.10 Final Remarks

We have chosen to study ECT by focusing on a commercially available circuit family As has been demonstrated, a great deal of design optimization has been applied to create a very-high-performance family of SSI and MSI logic circuits. As already mentioned EC. and some of its variants are also used in VLSI circuit design. Applications include verhigh speed processors such as those used in supercomputers, as well as high-speed an high-frequency communication systems. When employed in VLSI design current society biasing is almost always utilized. Further, a variety of circuit configurations are employed (see Rabaey, 1996).

14.5 BiCMOS Digital Circuits

In this section, we provide an introduction to a VISI circuit technology that is become increasingly popular BiCMOS. As its name implies, BiCMOS technology combines hipolate and CMOS circuits on one IC, thip. The aim is to combine the low power, high input impedance and wide noise margins of CMOS with the high current driving capability of hip at transistors. Specifically, CMOS, although a nearly ideal fogic-circuit technology in many respects, has a limited current driving capability. This is not a serious problem when the CMOS gate has to drive a few other CMOS gates. It becomes a serious issue however when relatively large capacitive loads to g, greater than 0.5 pt or so) are present in such cases, one has to either resort to the use of elaborate CMOS buffer circuits or face the iss ally unacceptable consequence of long propagation delays. On the other hand, we know that by cirtue of its much carger transconductance, the BH is capable of large output carrents We have seen a practical illustration of that in the emitter follower output stage of ICI

frideed, the high curent-driving capability contributes to making ECL two to five times faster than (MOS (under equivalent conditions) of course, at the expense of high power dissipation. In summary, then, BiCMOS seeks to combine the best of the CMOS and bipo artechnologies to obtain a class of circuits that is particularly useful when output currents that are higher than possible with CMOS are needed. Furthermore, since BiCMOS technology is well suited for the implementation of high performance major circuits (see e.g. Section) 3-9), it makes possible the realization of both analog and digital feactions on the same for thip, making the "system on a chip" it attainable goal. The price paid is a more complex and hence more expensive (than CMOS) processing technology

14.5.1 The BiCMOS Inverter

A variety of BiCMOS inverter circuits have been proposed and are in use. All of these are based on the use of npn transistors to increase the output current available from a CMOS inverter. This can be most simply ichiesed by cascading each of the Quand Qualerices of the CMOS inverter with an invitation as shown in Fig. 11.37(a), observe that this cricert can be thought of as utilizers the pair of complementary composite MOS BJI devices stown in Eg. 1437(b). The composite devices retain the high a put imperance of the MOS transistor while in effect multiplying is affect on a low the fact the BIT I is also use. ful to observe that the output state for red by 2 and 22 has what is known as no totem-pole configuration utilized by TTL.10




Figure 14-37 Development of the BackloS incentor cash (a) Lie basic concept is to use around fioual espolations on to necessed coulput error crase steel of the proof of the COS inverter (b) The or At the fact can be thought of as the zing those imposite decies (c) to reciace the farm off times of \$\tau\$ and Collected coston of and Roar added (d) Incomplaint of the coentral collections NMOS translators or extractlibe relator. (c) As improved very most tractical in the obtained by connecting the lower end of R, to the output node

It is interesting to note that these con posite devices we e proposed as early as 1969 (see Lin et al., 1969). "Refer to the CD accompanying this book or the book's website for a description of the basic [11] logic-gate circuit and its totem-pole output stage




Figure 14.38 continued

The circuit of Fig. 14.37(a) operates as follows. When it is low both Q and Q are off while Q conducts and supplies Q with base current, thus turning it on Transister Q there provides a large output current to charge the load capacitance. The result is a very fast charge ting of the load capacitance and correspondingly a short low to-high propagation delay t Transistor Q turns off when reaches a value of about I I, and thus the output my level is lower than Coardisadvantage. When goes high, Qoand Qotum off, and Qotums on, providing its drain current into the base of Q. Transistor Q then turns on and provides a large output current that quickly discharges the load capacitance. Here again the result was short high to low propagation delay 7. On the negative side Q trans off when reaches. and thus the output low level is greater than zero, a disadvantage

Thus, while the circuit of Fig. 14-37(a) features large output currents and short prop ga tion delays at has the disadvantage of reduced logic swing and correspondingly reduced noise margins. There is also another and perhaps more serious disadvantage, namely the relatively long turn-off delays of Q and Q trising from the absence of circuit paths alcra which the base charge can be removed. This problem can be solved by adding a resid between the base of each of Q and Q and ground, as shown in Fig. 14 32(c). Now when either Q or Q is turned off its stored base charge is removed to ground through R or k. respectively. Resistor R provides an additional benefit. With - high, and after Q cals if continues to fall below I and the output mode is pulled to ground through the serv path of Q and R. Thus R functions as a pull down resistor. The Q, R path, however is t high impedance one with the result that pulling to ground is a rather slow process like of porating the resistor R, however as disadvantageous from a static power-dissipation state point. When a is low a depath exists between I and ground through the conducting the and R. Finally, it should be noted that R and R take some of the drain currents of Q is Q away from the bases of Q and Q and thus slightly reduce the gate output current available. able to charge and discharge the load capacitance.

Figure 14.37(d) shows the way in which R and R are usually implemented. As indicited NMOS devices Q_k and Q_k are used to realize R and R. As an added innovation, these two transistors are node to conduct only when needed. Thus $Q_{ij}(s)$ I conduct only when a rises, at which time its drain current constitutes a reverse hase current for Q speedng tip its turn-off. Similar v. Q -will conduct only when β has and Q -conducts p if ang the gate of Q_k high. The drain current of Q_k , then is institutes a reve se have current for Q_k speeding up its turn-ort

As a final circuit for the BiCMOS inverter, we show the so-called R-circuit in Fig. 14.37(e). This circuit differs from that in Fig. 14.37(e) in only one respect. Rather than returning R_1 to grained we have connected R to the output node of the payerter. This simple change has two benefits. First the problem of static power dissipation is now so yed. Second R. now lonetions as a pull-up-resistor, pulmer the output inde voltage up to 1 in this conducting ()) after () has turned off. This the Representability 14 Procedures in that have output levels very close to V_{pp} and ground

As a final remark on the BiCMOS inverter, we note that the circuit is designed so that transistors Q and Q are never similtined asly conductary and nearby is a lowed to saturate I infortunately, sometimes the resistance of the collector, egion of the BIT in conjunction with large capacitive charging currents causes saturation to occur. Specifically, at large ourput currents, the collage developed across in (which can be of the order of no Ω) can lower the voltage at the intrinsic collector terminal and cause the CBI to become forward based As the reader will recall, saturation is a hamiful effect for two reasons. It has to the collector current to a value less than βl_B , and it slows down the transistor turn-off

14.5.2 Dynamic Operation

A detail on an illusis of the dynamic operation of the Bit MOS inverser coccat is a rather complex undertaking. Nevertheless, an estimate of its propagation delay can be obtained by consicering only the time required to charge and discharge a load capacitance C. Such an ap noximation is justified when C is relatively large and thus its effect on inverter dynamics is do n nant in other words, when we are able to neglect the time regulared to charge the parasitie cap retrances present at internal circuit nodes. I intunately, this is usually the case in practice, for if the load capacitance is not large, one would use the simpler CMOS inverter. In fact, it has been shown (1 nbab), Bedaourn, and Emasty. 903) that the speed advantage of Bi-UMOS (over UMOS) becomes evident only when the gate is required to drive a large fun out or a large load capacitimee, For instance, a la load capacitance of 50 ff, to 100 ff, B CMOS and CMOS typically feature egod delays mowever at a load capacitance of Lpf. 1, of a Bit MOS inverter is 13 ns, whereas that of an otherwise comparable CMOS inverter is about 1 ns.

finally, in fig. 14.38, we show simplified equivalent circuits that can be employed in ablaining rough estimates of t = cnd t = of the R-type BiCMOS inverter (see Problem 14.49).

14.5.3 BiCMOS Logic Gates

In B CMOS, the logic is performed by the CMOS part of the gate, with the bipolar portion simply functioning as an octput stage. It is lows that B.CMOS logic gate circuits can be cenerated following the same approach used in CMOS. As an example, we show in Eq. 1439 a BiCMOS two-input NAND gate.

As a final remark, we note that BiCMOS technology is applied in a variety of products including microprocessors, static RAMs, and gate arrays (see Alvarez, 1993)




Figure 14-39 Equivalent's routs for charging and discharging a load capacitance (Note that candules all the capacitances present at the output node.




Figure 14-40-A Bit MOS two-input NAND gate

DECEMBES:

D14.17 The threshold voltage of the BiCMOS inverter of Fig. 14.37(e) is the value of ℓ at which both Q_N and Q_P are conducting equal currents and operating in the saturation region. At this value of v_P , Q_2 will be on, causing the voltage at the source of Q_1 to be approximately 0.7 V. It is required to design the circuit so that the threshold voltage is equal to $|V_{ij}\rangle = |\nabla V_{ij}\rangle =$

Summary

- Standard CMOS logic utilizes two transistors, an NMOS and a PMOS, for each input variable. Thus the circuit complexity, silicon area, and parasitic capacitance all increase with fan-in.
- To reduce the device count, two other forms of static CMOS, namely, pseudo-NMOS and pass-transistor logic (PTL), are employed in special applications as supplements to standard CMOS
- Pseudo-NMOS utilizes the same PDN as in stancard CMOS logic but replaces the PUN with a single PMOS transistor whose gate is grounded and thus is permanent ly on. Unlike standard CMOS, pseudo-NMOS is a ratioed form of logic in which V_{oc} is determined by the ratio r of k_n to k_n . Normally, r is selected in the range of 4 to 10 and its value determines the noise margins
- Pseudo-NMOS has the disadvantage of dissipating static power when the output of the logic gate is low Static power can be eliminated by turning the PMOS load on for only a brief interval, known as the precharge interval, to charge the capacitance at the output node to V_{DD} . Then the inputs are applied, and depending on the input combination, the output node either remains high or is discharged through the PDN This is the essence of dynamic legic
- Pass-transistor logic utilizes either single NMOS transistors of CMOS transmission gates to implement a network of switches that are controlled by the input logic variables. Switches implemented by single NMOS transistors, though simple, result in the reduction of V_{OR} from V_{DD} to $V_{DD} - V_c$
- The CMOS transmission gate, composed of the parallel connection of an NMOS and a PMOS transistor, is a very effective switch in both analog and digital applications. It passes the entire input signal swing, 0 to V_{DD} As well, it has an almost constant "on" resistance over the full output range.

- A particular form of dynamic logic circuits, known as Domino logic, allows the cascading of dynamic logic gates
- Emitter-coupled logic (ECL) is the fastest commercially available logic-circuit family. It achieves its high speed of operation by avoiding transistor saturation and by utilizing small Ingic-signal swings
- In ECL the input signals are used to steer a bias current between a reference transistor and an input transistor. The basic gate configuration is that of a differential
- There are two popular commercially available ECL types ECL 10K, having $t_p = 2 \text{ ns}$, $P_D = 25 \text{ mW}$, and PDP= 50 pJ, and ECI, 100K, having $t_p = 0.75 \text{ ns}$, $P_D = 40 \text{ mW}$, and PDP = 30 pJ ECL 10K is easier to use because the rise and fall times of its signals are deliberately made long (about 3.5 ns),
- Because of the very high operating speeds of FCL, care should be taken in connecting the output of one gate to the input of another. Transmission-line techniques are usually employed.
- The design of the ECL gate is optimized so that the noise margins are equal and remain equal as temperature changes
- The ECL gate provides two complementary outputs, realizing the OR and NOR functions.
- The outputs of ECL gates can be wired together to realize the OR function of the individual output variables.
- BiCMOS combines the low-power and wide noise margins of CMOS with the high current-driving capability (and thus the short gate delays) of BJTs to obtain a technology that is capable of implementing very dense, lowpower, high-speed VLSI circuits that can also include analog functions.

Problems involving design are marked with D throughout the text. As well, problems are marked with asterisks to desembe their degree of difficulty. Difficult problems are marked with an asterisk (*); more difficult problems with two asterisks (**); and very challenging and/or time-consuming problems with three asterisks (***).

Section 14.1: Pseudo-NMOS Logic Circuits

14.1 The purpose of this problem is to compare the value of t_{PLR} obtained with a resistive load (see Fig. P14.1a) to that obtained with a current -source load (see Fig. P14.1b). For a fair comparison, let the current source $I = V_{PO}/R_D$, which is the initial current available to charge the capacitor in the case of a resistive load. Find t_{PLR} for each case, and hence the percentage reduction obtained when a current-source load is used.

D 14 2 Design a pse of NMOS exercit for Les Concerns at v_1 capacitive charging and discharging currents at v_2 $V_{LD}/4$ for use in a system with $V_{RD} = 2.5 \text{ V}$, $|V_{I}| = 0.5 \text{ V}$ Mark are the values of $(W/L_1)_p$, V_R , V_{DL} , V_{RL} , V_{DL} , V_{DL

14.3 Find t_{PLR} , t_{PRL} , and t_P for a pseudo NMOS inverter fabricated in a 0.13- μ m CMOS technology for which $V_{DD}=1.2$ V, $V_t=0.4$ V, and $\mu_n C_{ox}=4\mu_p C_{ox}=430~\mu\text{A/V}^2$. Assume that the inverter has $r\approx 4$ and $(W/L)_n=1$ and that the equivalent load capacitance is 10 fF.

*14.4 Use Eq. (14.13) to find the value etrer M_{t} is maximized. What is the corresponding of NM_{t} for the case $V_{t00} = 2.5 \text{ V}$ and $V_{t00} = 0.5 \text{ V}$

D 14.5 Design a pseudo-NMOS inverted by h_{BL} . Let $V_{DD} = 2.5 \text{ V}$, $|V_i| = 0.5 \text{ V}$, $|K_n'| = 44 - (2) \text{ pc}$ and $(W/L)_p = 1$. What is the value of $(B/L)_p = 1$ the value of NM_l and the static power dissipation

14.6 For what value of r does ΔM_R of a poole. Note inverter become zero? Prepare a table of $N_{\rm arc}$ and $N_{\rm arc}$ archive.

14.7 For a pseudo-NMOS inverter, what value of the in $NM_c = NM_{pc}$? Let $V_{td} = 2.5$ V and $|V_t| = 10.5$ V M_s the resulting margin?

NMOS inverter with equal high and low $n \in \mathbb{R}$ using a 25-V supply and devices for which $t \in \mathbb{R}$ using a 25-V supply and devices for which $t \in \mathbb{R}$ and $t \in \mathbb{R}$ which $t \in \mathbb{R}$ and $t \in \mathbb{R}$ when $t \in \mathbb{R}$ and $t \in \mathbb{R}$ what is the ratio of $t \in \mathbb{R}$ described in this gate? What is the ratio of $t \in \mathbb{R}$ delays for low-to-high and high-to-low transit $t \in \mathbb{R}$ equivalent load capacitance of 0.1 pF, find $t \in \mathbb{R}$ what frequency of operation would the set dynamic power levels be equal? Is this speed $t \in \mathbb{R}$ by the possible in view of the t_p value you found

D 14.9 Sketch a pseudo-NMOS realization. Tili. The X = X + B(C + D).




Figure P 14.1

D 14.10 Sketch a pseudo-NMOS realization of the exclusive-OR function Y = AB + AB,

D 14.11 Consider a four-input pseudo-NMOS NOR gate in which the NMOS devices have $(W/L)_n = 0.27 \, \mu \text{m}/c$ 0.18 μ m. It is required to find $(W/L)_p$ so that the worst-case value of V_{cn} is 0.1 V. Let $V_{op} = 1.8 \, \text{V}$, $|V_r| = 0.5 \, \text{V}$, and $k_n' = 4k_p' = 300 \, \mu \text{A/V}^2$ Assume that the minimum width possible is 0.2 μ m.

14.12 This problem investigates the effect of velocity saturation (Section 13.5.2) on the operation of a pseudo-NMOS inverter fabricated in a 0.13- μ m CMOS process for which $V_{PO}=1.2$ V, $V_t=0.4$ V, $\mu_n C_{ox}=4\mu_p C_{ox}=430$ μ A/V, and $V_{ox}=0.6$ V. Consider the case with $v_I=V_{OD}$ and $v_{ox}=$

Section 10.2: Pass-Transistor Logic Circuits

14.13 Consider the NMOS transistor switch in the circuits of Figs. 14.8 and 14.9 to be fabricated in a 0.18- μ m CMOS technology for which $\mu_n C_{\alpha x} = 4\mu_n C_{\alpha x} = 300~\mu$ A/V $V_{(0)} = 0.5~\text{V}$, $\gamma = 0.3~\text{V}^{1/2}$, $2\phi_f = 0.85~\text{V}$, and $V_{(0)} = 1.8~\text{V}$. Let the transistor have WL = 1.5 and assume that the total capacitance between the output node and ground is (10 fF)

(a) For the case $v_I = V_{DD}$, find V_{OH}

(b) If the output feeds a CMOS inverter having $(W/L)_p = 2(W/L)_n = 0.54 \,\mu\text{m}/0.18 \,\mu\text{m}$, find the static current of the inverter and its power dissipation when the inverter input is at the value found in (a) Also, find the inverter output voltage

(c) Find t_{PLH}

(d) For v_I going low (Fig. 14.9), find t_{PH_L} .

(e) Find t_p.

*14.14 A designer, beginning to experiment with the idea of pass-transistor logic, scizes upon what he sees as two good ideas.

(a) that a string of minimum-size single MOS transistors can do complex logic functions, bat

(b) that there must always be a path between output and a supply terminal.

Correspondingly, he first considers two circuits (shown in Fig. P14.14). For each, express Y as a function of A and B. In each case, what can be said about general operation? About the logic levels at Y? About node X? Do either of these circuits look familiar? If in each case the terminal connected to V_{DD} is instead connected to the output of a CMOS inverter whose input is connected to a signal C, what does the function Y become?




Figure P14.14

14.15 Consider the circuits in Fig. P14.14 with all PMOS transistors replaced with NMOS, and all NMOS by PMOS, and with ground and V_{DO} connections interchanged. What do the output functions Y become?

14.16 An NMOS pass-transistor switch with $W/L = 1.2 \ \mu \text{m}/0.8 \ \mu \text{m}$, used in a 3.3-V system for which $V_{t0} = 0.8 \ \text{V}$, $\gamma = 0.5 \ \text{V}^{1/2}$, $2 \ \theta_t = 0.6 \ \text{V}$, $\mu_n C_{ot} = 3 \ \mu_p C_{ox} = 75 \ \mu \text{A/V}^2$, drives a 100-fF load capacitance at the input of a matched standard CMOS inverter using $(W/L)_n = 1.2 \ \mu \text{m}/0.8 \ \mu \text{m}$. For the switch gate terminal at V_{t0} , evaluate the switch V_{ott} and V_{ott} for inputs at V_{t0} and 0 V, respectively. For this value of V_{ott} , what inverter static current results? Estimate t_{t00} and t_{t00} , for this arrangement as measured from the input to the output of the switch itself.

D **14.17 The purpose of this problem is to design the level-restoring circuit of Fig. 14.10 and gain insight into its operation. Assume that $k_n' = 3k_p' = 75 \,\mu\,\text{A/V}^2$, $V_{DD} = 3.3 \,\text{V}$, $|V_{t0}| = 0.8 \,\text{V}$, $\gamma = 0.5 \,\text{V}^{12} \,\text{Ze}_f = 3.6 \,\text{V}$, $(W/L)_1 = (W/L)_n = 1.2 \,\mu\,\text{m/} \,0.8 \,\mu\,\text{m}$, $(W/L)_p = 3.6 \,\mu\,\text{m} \,/ \,0.8 \,\mu\,\text{m}$, and $C = 20 \,\text{fF}$. Let $v_n = V_{DD}$.

(a) Consider first the situation with $\mathcal{D}_A = V_{DD}$. Find the value of the voltage \mathcal{D}_{D1} that causes \mathbf{r}_{D2} to drop a threshold voltage

below V_{DD} ; that is, to 2.5 V so that Q_R turns on. At this value of v_{OD} , find V_c of Q_D . What is the capacitor-charging current available at this time (i.e., just prior to Q_R turning on)? What is it at $v_{OD}=0$? What is the average current available for charging C^0 Estimate the time t_{PLH} for v_{OD} to rise from 0 to the value at which Q_R turns on. Note that after Q_R turns on, v_{OD} rises to V_{DD} .

(b) Now, to determine a suitable W/L ratio for Q_R , consider the situation when v_A is brought down to 0 V and Q conducts and begins to discharge C. The voltage v_{O1} will begin to drop. Meanwhile, v_{O2} is still low and Q_R is conducting. The current that Q_R conducts subtracts from the current of Q_L , reducing the current available to discharge C. Find the value of v_{O2} at which the inverter begins to switch. This is $V_{III} = \frac{1}{8}(SV_{DD} - 2V_L)$. Then, find the current that Q_L conducts at this value of v_{O2} . Choose W/L for Q_R so that the maximum current it conducts is limited to one-half the value of the current in Q_1 . What is the W/L you have chosen? Estimate t_{PRL} as the time for v_{O1} to drop from V_{DD} to V_{III} .

14.18 Figure P14.18 shows a PMOS transistor operating as a switch in the on position.




Figure P14.18

(a) If initially $v_O=0$ and at i=0, v_I is raised to V_{OD} , what is the final value V_{OH} reached at the output?

(b) If initially, $v_O = V_{DD}$ and at t = 0, v_I is lowered to 0 V, what is the final value V_{OL} reached at the output?

(c) For the situation in (a), find l_{PLH} for v_O to rise from 0 to $V_{DD}/2$. Let $k_p=225~\mu\text{A/V}^2$, $V_{DD}=1.8~\text{V}$, and $|V_{tp}|=0.5~\text{V}$.

14.19 The transmission gate in Fig. 14.12(a) and 14.12(b) is fabricated in a CMOS process technology for which

 $k_n' = 4k_p' = 300 \,\mu\text{A/V}^2, \quad |V_{i0}| = 0.5 \,\text{V} \quad \gamma = 0.11$ $2\phi_f = 0.85 \,\text{V}, \text{ and } V_{DD} = 1.8 \,\text{V}. \text{ Let } Q_{\chi} \text{ and } Q_{\psi} \text{ is output node is 15 fF}$

(a) What are the values of V_{OH} and V_{O}

(b) For the situation in Fig. 14.12(a), find $i_{I/V}(0) = i_{DN}(I_{PLH})$, $i_{DP}(I_{PLH})$, and I_{PLH} .

(c) For the situation depicted in Fig. 14.12(b), find $i_{DP}(0)$, $i_{DN}(t_{PHL})$, $i_{DP}(t_{PHL})$, and t_{PHL} At what call of v_O will Q_P turn of?

(d) Find t_p

14.20 For the transmission gate specified in Problem 14.19, find R_{TG} at $v_O = 0$ and 0.9 V. Use the average t_{PLH} for the situation in wt_{TG} t_{TG} t_{TG}

*14.21 Refer to the situation in Fig. 14 (2(b) Detail expressions for R_{Neq} , R_{Peq} , and R_{TG} following the approach used in Section 14.2.4 for the capacitors ar_k (case. Evaluate the value of R_{TG} for $v_0 = 1$, at $v_0 = V_{DD}/2$ for the process technology specified in Problem 14.19. Find the average value of R_{TG} and r_k is determine t_{PHL} for the case C = 15 ff

14.22 A transmission gate for which W_L $(W/L)_p = 1.5$ is fabricated in a 0.18- μ m (MOS technology and used in a circuit for which C = 10 fl V_{RC} (14.36) to obtain an estimate of R_{TG} and hence of the propagation delay t_P .

14.23 Figure P14.23 shows a chain of transmission gites. This situation often occurs in circuits such as adders and multiplexers. Consider the case when all the transmission gates are turned on and a step voltage V_{DD} is applied to the input. The propagation delay t_P can be determined from the Elmore delay formula as follows.

$$t_P = 0.69 \sum_{k=0}^{n} kCR_{TG}$$

where R_{TG} is the resistance of each transmission gate to the capacitance between each node and ground, and with



Figure P14.23

number of transmission gates in the chain. Note that the sum of the series in this formula is given by

$$t_P = 0.69 CR_{TG} \frac{n(n+1)}{2}$$

Now evaluate t_F for the case of 16 transmission gates with $R_{TG} = 10 \text{ k}\Omega$ and C = 10 fF.

- **D 14.24** (a) Use the idea embodied in the exclusive-OR realization in Fig. 14.17 to realize $\bar{Y} = AB + \bar{A}B$. That is, find a realization for \bar{Y} using two transmission gates
- (b) Now combine the circuit obtained in (a) with the circuit in Fig. 14.17 to obtain a realization of the function Z = YC + YC, where C is a third input. Sketch the complete 12-transistor circuit realization of Z. Note that Z is a three-input exclusive-OR
- **D** *14.25 Using the idea presented in Fig. 14.18, sketch a CPL circuit whose outputs are $Y = AB + \overline{A}B$ and $\overline{Y} = AB + \overline{A}B$
- **D 14.26** Extend the CPL idea in Fig. 14.18 to three variables to form Z = ABC and $Z = \overline{ABC} = A + B + C$.

Section 14.3: Dynamic MOS Logic Circuits

- **D 14.27** Based on the basic dynamic logic circuit of Fig. 14.19, sketch complete circuits for NOT, NAND, and NOR gates, the latter two with two inputs, and a circuit for which $\tilde{Y} = AB + CD$
- 14.28 In this and the following problem, we investigate the dynamic operation of a two-input NAND gate realized in the dynamic logic form and fabricated in a CMOS process technology for which $k'_n = 3k'_p = 75 \,\mu\text{A/N}^2$, $V_{ts} =$ $-V_{tp} = 0.8 \text{ V}$, and $V_{pp} = 3 \text{ V}$. To keep C_{tp} small, minimumsize NMOS devices are used for which W/L = 1.2 μ m/0.8 μ m (this includes Q_c). The PMOS precharge transistor Q_p has 2.4 μ m/0.8 μ m. The capacitance C_t is found to be 30 fF. Consider the precharge operation with the gate of Q_n at 0 V, and assume that at t = 0, C_t is fully discharged. We wish to calculate the rise time of the output voltage, defined as the time for v, to rise from 10% to 90% of the final value of 3 V. Find the current at $v_1 = 0.3 \text{ V}$ and the current at $v_{\gamma} = 2.7$ V, then compute an approximate value for t_r , $t_r = C_1(2.7 - 0.3)/I_{\rm ps}$, where $I_{\rm av}$ is the average value of the two currents.
- 14.29 For the gate specified in Problem 14.28, evaluate the high-to-low propagation delay, t_{pat} . To obtain an approximate value of t_{pat} , replace the three series NMOS transistors with an equivalent device and find the average discharge current.
- 14.30 The leakage current in a dynamic-logic gate causes the capacitor C_i to discharge during the evaluation phase,

even if the PDN is not conducting For () 15 ff and $I_{\text{tokage}} = 10^{-12}$ A, find the longest allowable evaluate time if the decay in output voltage is to be imited to 0.2 V. If the precharge interval is much shorter than the maximum allowable evaluate time, find the minimum clocking frequency required.

- *14.31 In this problem, we wish to calculate the reduction in the output voltage of a dynamic-logic gate as a result of charge redistribution. Refer to the circuit in Fig. 14.21(a), and assume that at t = 0—, $v_r = V_{DD}$, and $v_{Cl} = 0$. At t = 0, ϕ goes high and Q_p turns off, and simultaneously the voltage at the gate of Q goes high (to V_{DD}), turning Q_r on Transistor Q_r will remain conducting until either the voltage at its source (v_{Cl}) reaches $V_{DD} V_{dD}$ or until $v_r = v_{Cl}$, whichever comes first In both cases, the final value of v_r can be found using charge conservation; that is, by equating the charge gained by C_l to the charge lost by C_l .
- (a) Convince yourself that the first situation obtains when $\Delta \nu_{1} \leq V_{10}$.
- (b) For each of the two situations, derive an expression for $\Delta v_{\rm e}$.
- (c) Find an expression for the maximum ratio (C_i/C_i) for which $|\Delta v_{\gamma}| \le V_{in}$.
- (d) For $V_m = 1$ V, $V_{DD} = 5$ V, $C_L = 30$ fF, and neglecting the body effect in Q, find the drop in voltage at the output in the two cases: (a) $C_L = 5$ fF and (b) $C_L = 10$ fF
- 14.32 Solve the problem in Exercise 14.10 symbolically (rather than numerically). Refer to Fig E14.10 and assume $Q_{\rm eq1}$ and $Q_{\rm eq2}$ to be identical with threshold voltages $V_{\rm in} = 0.2 V_{\rm rin}$ and transconductance parameters $k_{\rm e}$. Also, let $C_{kl} = C_{kl}$. Derive an expression for the drop in the output voltage, $\Delta v_{\rm b2}$
- 14.33 For the four-input dynamic-logic NAND gate analyzed in Example 14.3, estimate the maximum clocking frequency allowed.

Section 14.4: Emitter-Coupled Logic (ECL)

- **D 14.34** For the ECL circuit in Fig. P14.34, the transistors exhibit $V_{\rm ex}$ of 0.75 V at an emitter current I and have very high β
- (a) Find V_{ON} and V_{OL} .
- (b) For the input at B that is sufficiently negative for Q_n to be cut off, what voltage at A causes a current of L/2 to flow in Q_n ?
- (c) Repeat (b) for a current in Q, of 0.00/
- (d) Repeat (c) for a current in Q₈ of 0.011.
- (e) Use the results of (e) and (d) to specify V_{μ} and $V_{\mu\nu}$
- (1) Find NM_H and NM_T .
- (g) Find the value of lR that makes the noise margins equal to the width of the transition region, $V_{lR} V_{lL}$.





Figure **P14.34**



- (h) Using the IR value obtained in (g), give numerical values for $V_{cip},\,V_{cit},\,V_{iii},\,V_{ii}$, and V_{g} for this ECL gate.
- *14.35 Three logic inverters are connected in a ring Specifications for this family of gates indicate a typical propagation delay of 3 ns for high-to-low output transitions and 7 ns for low-to-high transitions. Assume that for some reason the input to one of the gates undergoes a low-to-high transition. By sketching the waveforms at the outputs of the three gates and keeping track of their relative positions, show that the circuit functions as an oscillator. What is the frequency of oscillation of this ring oscillator? In each cycle, how long is the output high? low?
- "14.36 Following the idea of a ring oscillator introduced in Problem 14.35, consider an implementation using a ring of five ECL 100K inverters. Assume that the inverters have brighted brighted in the state of the five trapezoidal in shape). Let the 0 to 100% rise and fall times be equal to 1 ns. Also, let the propagation delay (for both transitions) be equal to 1 ns. Provide a labeled sketch of the five output signals, taking care that relevant phase information is provided. What is the frequency of oscillation?
- **D** *14.37 Using the logic and circuit flexibility of ECL indicated by Figs 14.26 and 14.36, sketch an ECL logic circuit that realizes the exclusive OR function, $Y = \overline{A}B + A\overline{B}$. Give a logic diagram (as opposed to a circuit diagram).

- *14.38 For the circuit in Fig. 14.28 whose tracerous tensite is shown in Fig. 14.29, calculate the inequality is age gain from input to the OR output at points $x_1 \neq 0$ of the transfer characteristic. Assume $\beta = 100$ to x_1 , $x_2 \neq 0$ of Exercise 14.14, and let the output at x be -0.88 V (Hint: Recall that x and y are defined by 1%, 99% current split.)
- **14.39** For the circuit in Fig. 14.28 whose transfer down tensus is shown in Fig. 14.29, find V_P and V_{tot} if contact defined as the points at which
- (a) 90% of the current I, is switched.
- (b) 99 9% of the current I_s is switched.
- 14.40 For the symmetrically loaded created as 4% and for typical output signal levels ($V_{col} = 0.8\%$) and τ -1.77 V), calculate the power lost in both output followers. What then is the total about dissipation of a single ECL gate, including its symmetric output terminations?
- 14.41 Considering the circuit of Fig. 14 to wat is the value of β of Q_2 for which the high noise margin (1.4 correduced by 50%).
- *14.42 Consider an ECL gate whose meeting cut it terminated in a 50-Ω resistance connected to a 2-1 supuls. Let the total foad capacitance be denoted to 3 stheraps

the gate rises, the output emitter follower cuts off and the load capacitance C discharges through the $50-\Omega$ load (until the emitter follower conducts again). Find the value of C that will result in a discharge time of 1 ns. Assume that the two output levels are -0.88 V and -1.77 V.

14.43 For signals whose rise and fall times are 3.5 ns, what length of unterminated gate to gate wire interconnect can be used if a ratio of rise time to return time of 5 to 1 is required? Assume the environment of the wire to be such that the signal propagates at two-thirds the speed of light (which is 30 cm/ns)

*14.44 For the circuit in Fig. P14.44, let the levels of the inputs A, B, C, and D be 0 and \pm 5 \ For all inputs low at 0 V, what is the voltage at E? If A and C are raised to \pm 5 V, what is the voltage at E? Assume $|V_{BB}| = 0.7$ V and $\beta = 50$. Express E as a logic function of A, B, C, and D




Figure P14.44

Section 14.5: BiCMOS Digital Circuits

14.45 Consider the conceptual Bit MOS circuit of Fig. 14.37(a), for the conditions that $I_1 = 5 \text{ V}$ $I_2 = 1 \text{ V}$ $V_{BC} = 6.7 \text{ V}$, $\beta = 100$, $k_0' = 2.5 k_1 + 100 \text{ m/s}$ $V_{BC} = 0.7 \text{ V}$, and $(W/L)_n = 2 \text{ min}/1 \text{ mm}$. For $v_1 = v_0 + v_0/2$, find $(W/L)_p$ so that $I_{EQ_1} = I_{EQ_2}$. What is this totem pole trainstent current?

14.46 Consider the conceptual BiCMOS circuit of Fig. 14.37(a) for the conditions stated in Problem 14.45 What is the threshold voltage of the inverter if both Q_v and Q_p have $W/L = 2 \mu m/1 \mu m^2$ What totem-pole current flows at v_t equal to the threshold voltage?

D *14.47 Consider the choice of values for R_1 and R_2 in the circuit of Fig. 14.17(c). An important consideration in making this choice is that the loss of base drive current will be limited. This loss becomes particularly acute when the current through Q_1 and Q_2 becomes small. This in turn happens near the end of the output signal swing when the associated MOS device is deeply in triode operation (say at $|v_{OS}| = |V_1|/3$). Determine values for R_1 and R_2 , so that the loss in base current is limited to 50%. What is the ratio R/R_2 ? Repeat for a 20% loss in base drive.

*14.48 For the circuit of Fig. 14.37(a) with parameters as in Problem 14.45 and with $(W/L)_p = (W/L)_n$, estimate the propagation delays t_{PLP} , t_{PRL} and t_P obtained for a load capacitance of 2 pF. Assume that the internal node capacitances do not contribute much to this result. Use average values for the charging and discharging currents.

*14.49 Repeat Problem 14.48 for the circuit in Fig. 14.37(e), assuming that $R_1 = R_2 = 5 \text{ k}\Omega$.

D 14.50 Consider the dynamic response of the NAND gate of Fig. 14.39 with a large external capacitive load. If the worst-case response is to be identical to that of the inverter of Fig. 14.37(c), how must the W/L ratios of Q_{NR} , Q_{NR} , Q_{NR} , Q_{RR} , Q_{RR} , and Q_{RR} be related?

D 14.51 Sketch the circuit of a BiCMOS two-input NOR gate. If, when loaded with a large capacitance, the gate is to have worst-case delays equal to the corresponding values of the inverter of Fig. 14.37(e), find W/L of each transistor in terms of $(W/L)_n$ and $(W/L)_n$.

CHAPTER 15

Memory Circuits

Introduction 1203

- 15.1 Latches and Flip-Flops 1204
- 15.2 Semiconductor Memories: Types and Architectures 1214
- 15.3 Random-Access Memory (RAM) Cells 1217
- 15.4 Sense Amp if ers and Address Decoders 1227
- 15.5 Read-Only Memory (ROM) 1240

Summary 1246

Problems 1246

IN THIS CHAPTER YOU WILL LEARN:

- 1. How the basic bistable circuit the latch is realized by connecting two inverters in a positive feedback, Jop
- 2 How to augment the atom to obtain a fforent types of filp-flops that are useful building blocks for digital systems.
- 3. How CMOS is particularly suited for the efficient implementation of a particular type of flip-flop, the D flip-flop.
- 4. How memory chips that contain as many as 4 g gabits a eurganized as well as their various types and the terminology used to describe them
- 5. The analysis and design of the six-transistor circuit that is almost universally used to implement the storage cell in static random access memory (SRAM, and the one-transistor circuit that is equally universal in the implementation of the storage cell in dynamic random access memory (DRAM).
- 6. Interesting circuit techniques for accessing a particular storage cell in a memory chip and for amplifying the signal readout from the cell
- 7. How various types of read-only memory (ROM) are designed programmed, erased, and reprogrammed

Introduction

The ogic circuits studied in Chapters 13 and 14 are called **combinational** circuits. The routput depends only on the present value of the input. Thus these circuits do not have n emory. *Memory* is a very important part of digital systems. Its availability in digital computers allows for storing programs and data. Furthermore, it is important for ten porary storage of the output produced by a combinational circuit for use at a later time in the operation of a digital system.

Logic circuits that incorporate memory are called **sequential circuits** that is, the routput depends not only on the present value of the input but also on the input s prevaces value. Such circuits require a timing generator (a clo(k)) for their operation.

There are bisically two approaches for providing memory to a digital circuit. The first relies on the application of positive feedback that, as will be seen shortly, can be arranged to provide a circuit with two stable states. Such a bistable circuit can then be used to store one bit of information. One stable state would correspond to a store LC and the other to a sored. A bistable circuit can remain in either state indefinitely, and thus it belongs to the category.

of static sequential circuits. The other approach to realizing memory utilizes the storage charge on a capacitor. When the capacitor is charged, it would be regarded as storing a when it is discharged, it would be storing a 0. Since the inevitable leakage effects will the capacitor to discharge, such a form of memory requires the periodic recharging of capacitor, a process known as refresh. Thus, like dynamic logic (Section (43), memor based on charge storage is known as dynamic memory and the corresponding sequential of cents as dynamic sequential circuits.

This chapter is concerned with the study of memory circuits. We begin in Section 5 with the basic bistable circuit, the latch, and its application in flip flops, an important cas of building blocks for digital systems. After an overview of memory-chip types, organization, and nomenclature in Section 15.2, we study the circuit of the static memory e (SRAM) and that of the dynamic memory cell (DRAM) in Section 15.3. Besides the array of storage cells, memory chips require circuits for selecting and accessing a particular cell in the array (address decoders) and for amplifying the signal that is retrieved from a particular cell (sense amplifiers). A sampling of these peripheral circuits is presented in Section 18.4. The chapter concludes with an important class of memories, the read-only memory (ROM) in Section 15.5.

15.1 Latches and Flip-Flops

In this section, we shall study the basic memory element, the latch, and consider a simpling of its applications. Both static and dynamic circuits will be considered

15.1.1 The Latch

The basic memory element, the latch, is shown in Fig. [5.1(a)] It consists of two cross-coupled logic inverters. G and G. The inverters form a positive feedback loop. To investigate the operation of the latch we break the feedback loop at the input of one of the inverters, say G and apply an input signal, ", as shown in Fig. [5.1(b)]. Assuming that the input impedance of G is large, breaking the feedback loop will not change the loop voltage transfer characteristic, which can be determined from the circuit of Fig. [5.1(b)] by plotting a versus of This is the voltage transfer characteristic of two cascaded inverters and thus takes the stope shown in Fig. [5.1(c)]. Observe that the transfer characteristic consists of three segments with the middle segment corresponding to the transition region of the inverters.

Also shown in Fig. 15.1(c) is a straight line with unity slope. This straight line represents the relationship $|_{a}=|$ that is realized by reconnecting Z to B to close the feedback loop and thus to return it to its original form. As indicated, the straight line intersects the loop translet curve at three points. A. B. and C. Thus any of these three points can serve as the operating point for the latch. We shall now show that while points A and C are stable operating in the sense that the circuit can remain at either indefinitely, point B is an unstable operating point, the latch cannot operate at B for any significant period of time.

The reason point B is unstable can be seen by considering the latch circuit in Fig. 15 (a) to be operating at point B, and taking account of the electrical interference (or noise) that is not itably present in any circuit. Let the voltage $\ell_{\rm a}$ increase by a small increment. The voltage of A will increase (in magnitude) by a larger increment, equal to the product of and the noise mental gain of G, at point B. The resulting signal $\ell_{\rm a}$ is applied to G, and gives use to an ever larger signal at node Z. The voltage $\ell_{\rm a}$ is related to the original increment $\ell_{\rm a}$ by the loop gain if point B, which is the slope of the curve of $\ell_{\rm a}$ versus $\ell_{\rm a}$, at point B. This gain is usually much




Figure 15.1 (a) Bis at hith the Lie atchivitle the deadhack Inoproperted (c) Determing the operating point(s) of the latch




Figure 15/2 Point Basian unsi ble operating point for the latch. A small positive increment. Tels ampli free around the loop and causes the operating point to shift to the stable operating point C. Hist - been negative, the operating point would have shifted to the other stable point. A

greater than inity. Since a is coupled to the input of G, it becomes the new value of a, and is further amphified by the loop gair. This regenerative process continues, shifting the operating point from B upward to point C, as illustrated in Fig. 15.2. Since at C the loop yain is zero for almost zero), no regeneration can take place.

It the description above, we assumed arbitrarily an initial positive voltage inclement at If Had we instead assumed a negative voltage increment, we would have seen that the oper along point moves downward from B to A. Again, since at point A the slope of the transfer cuive is zero (or almost zero) no egeneration can take place. In fact, for regeneration to occur, the loop gain must be greater than unity, which is the case at point B


The discussion above leads us to conclude that the latch has two stable operating point A and C. At point C, v_W is high, v_X is low, v_Y is low, and v_Z is high. The reverse is true at point A. It we consider A and Z as the latch outputs, we see that in one of the stable states (saving corresponding to operating point A). It is high (at $I_{i,j}$) and I is low (at $I_{i,j}$). In the other state (corresponding to operating point C). It is low (at $I_{i,j}$) and I is high (at $I_{i,j}$). Thus the latch is a **bistable** circuit having two complementary outputs. The stable state in which he latch operates depends on the external excitation that forces it to the particular state. The latch then memorizes this external action by staying indefinitely in the acquired state. As a near ory element, the latch is capable of storing one bit of information. For instance, we can intrarily designate the state in which I is high and I is low as corresponding to a stored logic. The other complementary state then is designated by a stored logic (). Finally, we note that the latch circuit described is of the static variety.

It now remains to devise a mechanism by which the latch can be *triggored* to change state. The latch together with the triggering circuitry forms a *flip flop*. This will be discussed next. Analog bistable circuits utilizing op amps will be presented in Chapter 17.

15.1.2 The SR Flip-Flop

The simplest type of flip flop is the set/reset (SR) flip flop shown in Fig. 15 3(a) It is formed by cross coupling two NOR gates, and thus it incorporates a laten. The second inputs of G and G together serve as the trigger inputs of the flip-flop. These two inputs ire labeled S (for set) and R (for reset). The outputs are labeled Q and Q, emphasizing their complementarity. The flip flop is considered to be set (i.e., storing a logic 1) when Q is low. When the flip flop is in the other state (Q low), Q high), it is considered to be reset (storing a logic 0).

In the rest or memory state (i.e., when we do not wish to change the state of the flip flop both the S and R inputs should be low. Consider the case when the flip-flop is storing a logic 0. Since Q will be low, both inputs to the NOR gate G. will be low. Its output will therefore be high. This high is applied to the input of G., causing its output Q to be low, satisfying the original assumption. To set the flip flop we raise S to the logic. I level while leaving R at 0. The 1 at the S terminal will force the output of G., Q., to 0. Thus the two inputs to G will be 0 and its output Q will go to 1. Now even it S returns to 0, the Q = 1 signal fed to the input of G will keep Q = 0, and the flip flop will remain in the newly acquired set state. Note that I we raise S to 1 again (with R remaining at 0), no change will occur. To reset the flip flop into the reset state (Q = 0), Q = 1) and that the flip flop remains in this state even after k his returned to 0. It should be observed that the trigger signal merely starts the regeneral x action of the positive-feedback loop of the latch.



R	5	Q
_()	()	Q,
-()	1	1
- E	()	0
- [1	Not used
(b)		

Figure 15.3 (a) The set/reset (SR) flip-flop and (b) its truth table.

Finally, we inquire into what nappens it both S and R are simultaneously raised to 1. The two NOR gates will cause both Q and \overline{Q} to become 0 note that in this case the complementary labeling of these two variables is incorrect). However, if R and S return to the rest state R S Or simultaneously, the state of the flip flop will be undefined. In other words, it will be in possible to predict the final state of the flip-flop. For this reason, this input combination is usually disallowed (i.e., not ised). Note, however, that this situation arises only in the idealized case, when both R and S return to 0 precisely simultaneously. In actual practice one of the two will return to f. first, and the final state will be determined by the input that remains high longest.

The operation of the flip-flop is summarized by the brah table in Fig. 15 3(b), where Q. Jenotes the value of Q at time tigust before the application of the R and S signals, and Q_{-1} denotes the value of Q at time t —after the application of the input signals

Rather than using two NOR gates, one can also implement at SR flip-flop by crosscoupling two NAND gates, ir which case the set and reset functions are active when low (see Problem 15.2).

15.1.3 CMOS Implementation of SR Flip-Flops

The SR flip-flop of Fig. 18.3 can be directly implemented in CMOS by simply replacing each of the NOR gates by its CMOS circuit realization. We encourage the reader to sketch the resulting e-rout (see Problem 15.1). Although the CMOS circuit thus obtained works well, it is somewhat complex. As an alternative, we consider a simplified circuit diat faithermore implements additional logic. Specifically, Fig. 15.4 shows a clocked version of an SR Eip-hop. Since the clock inputs form AND functions with the set and reset inputs, the thipflop can be set or reset only when the clock our high. Observe that a though the two crosscoupled inverters at the heart of the flip flop are of the standard CMOS type, only NMOS transistors are used for the set reset circuitry. Nevertheless, since there is no conducting path between I and ground (except during switching), the circuit does not dissipate any static power.

Except for the addition of clocking, the SR flip-flop of Fig. 15.4 operates in exactly the same way as its logic antecedent in Fig. 15.3. To il ustrate, consider what happens when the Pip-flop is in the reset state (Q+0, Q+1, y+0, y+0, y+1), and assume that we wish to set




Figure 15.4 (MOS) implementation of a ciccoc SR thip-thep. The clock signal is denoted by \$\delta\$

it lo do so we irrange for a high of a signal to appear on the Sanput while Pasheet ag O.V. Then, when the clock degoes high both () and () will conduct pulme the volgedown It goes be on the threshold of the (1) Quantum the invener will will states for at least begin to switch states r and its parput will rise. This increase no inteback other parot the if Quarter crisine is output to go down even further by resence then process characteristic of the positive feedback after is now a progre-

The preceding description of this flop switch not is predicated on two assumptions

- 1. I ansistors of and of supply sufficient current to pull the node Q down to a salar a least saigntly below the threshold of the O. Q.) inverter. This is essent a both the first eralise process to be in Without this unit a, trig er the flip-flop will fair to sold le Example 15.1, we shall investigate the minimum H. L. attox that Q and Q, mis had to meet this requirement.
- 2. The set signal remains high for an interval long mough to cause regeneration to account to cause regeneration to account the set signal remains high for an interval long mough to cause regeneration to account the set signal remains high for an interval long mough to cause regeneration to account the set signal remains high for an interval long mough to cause regeneration to account the set signal remains high for an interval long mough to cause regeneration to account the set signal remains high for an interval long mough to cause regeneration to account the set signal remains high set an interval long mough to cause regeneration to account the set signal remains an interval long mough to cause regeneration to account the set signal remains an interval long mough to cause regeneration to account the set of the set signal remains an interval long mough to cause regeneration to the set of over the switching process. An estimate of the minimum width required for the pulse can be obtained as the sum of the interval during which va is reduced from to 1 2, and the interval for the college to respond that exclude 2. This part also will be illustrated in Example 15.1.

Finally note that the symmetry of the created indicates that all the preceding remarks app. equally well to the reset process.

The CMUS SR tlip thop not a 154 is farmered in a 0.15 jun process for which ut 4.46 Tone may 1) on 1 2 on 1 - 1 of 1 and 1 - 1 of 1 one 12 on 1 - 1 1/4 and 1 (# 1) - 4(# 1). The four NMOS trans stors in the set reserve concharge equal # 1 ratios

- ia). Determine the min mare value required for this ratio to ensure that the thip thop will switch
- the Aise determine the manimum width the set pelson ust have for the case in which the if I rate of each of the four transistors in the set reset eircult is selected at while the minimum value bound in tail to same that the total capacitance between each of the grand Q nod s and around is 2019.

Solution

(a) Figure 15.5(a) shows the relevant portion of the circuit for our present purpoles. Observe that since the e result is in the reset state and regeneration has not yet begin we assume that the solid think of will be conducting The circuit is in the chapsendo NMOS gare and our task is to seek the Hot has ostory and Q so that I, of this invertex is I wer than I = 2 the threshold of the Q Q invertex whose Q as Q are matched). The maximum equired of 1 to Q and Q can be found by equaling the current supplied by Q and Q to the current's applied by Q at [1] 2 [1] simplify matters, we assume that the series connection of Q and Q is equivalent to a single transistor whose W fins half the died each of Q and Q. The 15.5h. Now since at (1997) both this equivalent transition and Q will be operating in the triode region, we can write

$$\frac{1}{300 \times \frac{1}{2} \left(\frac{W}{L}\right)_{5} \left[(1.8 - 0.5) \left(\frac{1.8}{2}\right) - \frac{1}{2} \left(\frac{1.8}{2}\right)^{2} \right]}{\frac{1}{2} \times \frac{1}{0.15} \times 1 \times 0.5, \frac{1.5}{2} \times \frac{1}{2} \times \frac{1.8}{2}}$$

which yields

$$\frac{\mu}{I} = \frac{0.53 \, \mu \, \text{n}}{0.18 \, \mu \, \text{n}}$$

and thus

$$\frac{0.54 \, \mu m}{L_{\odot}} = \frac{0.54 \, \mu m}{0.18 \, \mu m}$$

(b) The value calculated for $(W/L)_5$ and $(W/L)_6$ is the absolute minimum needed for switching to occur. To guarantee that the flip-flop will switch, the value selected for $(B \cap I)_{n}$ and $(B \cap I)_{n}$ is usually somewhat larger than the minimum. Selecting a value twice the minimum,

$$(W/L)_5 = (W/L)_6 = 1.08 \,\mu\text{m} \cdot 0.18 \,\mu\text{m}$$

cuit of Fig. 15.5(a) to fall from V_{DD} to $V_{DD}/2$, where $V_{DD}/2$ is the threshold voltage of the inverter formed by Q_3 and Q_4 in Fig. 15.4, and the time for the output of the Q_1 , Q_4 inverter to rise from 0 to $V_{DD}/2$. At the end of the second time interval, the feedback signal will have traveled around the feedback loop, and regeneration can continue without the presence of the set pulse. We will denote the first component t_{PHL} and the second t_{PLH} , and will calculate their values as follows

To determine t_{PHL} refer to the circuit in Fig. 15.6 and note that the capacitor discharge current τ_c is the difference between the current of the equivalent transistor Q_{ij} and the current of Q_{ij}

To determine the average discharge current i_C , we calculate $i_{t,q}$ and $i_{t,q}$ at t = 0 and $t = t_{s,t}$. At t = 0, $v_{\overline{Q}} = V_{DD}$, thus Q_2 is off,




Figure 15.5 (a) The relevant portion of the flip flop circuit of Fig. 15.4 for determining the minimum If I it it is so type and Q receded to ensure that the flip thop will switch the life circuit in one with Q and Q_i replaced with their equivalent transistic Q_{ij} at the point of switching

Example 15.1 continued




Figure 15.6 Determining the time t_{plit} for $v_{\tilde{Q}}$ to fall from V_{DD} to $V_{DD}/2$.

$$i_{D2}(0) = 0$$

and Q_{eq} is in saturation,

$$i_{Deq} = \frac{1}{2} \times 300 \times \frac{1}{2} \times \frac{1.08}{0.18} \times (1.8 - 0.5)^{2}$$

= 760.5 \(\mu\)A

Thus.

$$t_{\rm C}(0) = 760.5 - 0 = 760.5 \,\mu{\rm A}$$

At $t = t_{row} = \pm 1$, 2 thus both Q and Q_q will be in the triode region,

$$i_{D2}(t_{PHL}) = 75 \times \frac{1.08}{0.18} \times \left[(1.8 - 0.5) - 0.5 \left(\frac{1.8}{2} \right)^2 \right]$$

= 344.25 \(\mu A

and

$$= t_{F,s}(t_{FH}) = 300 \times \frac{1}{2} \cdot \frac{1.08}{0.18} (1.8 - 0.5) \cdot \frac{1.8}{2} = (0.5 \cdot \frac{1.8}{2})$$

$$= 688.5 \, \mu A$$

Thus,

$$i_C(t_{PHL}) = 688.5 - 344.25 = 344.25 \, \mu A$$

and the average value of i_C over the interval t = 0 to $t = t_{PHL}$ is

$$i_C|_{av} = \frac{i_C(0) + i_C(\ell_{PHL})}{2}$$

= $\frac{760.5 + 344.25}{2} = 552.4 \,\mu\text{A}$

We now can calculate t_{PHL} as

$$t_{PHL} = \frac{C(V_{DD}/2)}{i_C|_{pv}} = \frac{20 \times 10^{-15} \times 0.9}{552.4 \times 10^{-6}} = 32.6 \text{ ps}$$

Next we consider the time t_{PHL} for the output of the Q_3-Q_4 inverter, v_Q , to rise from 0 to $V_{DD}/2$. The value of t_{PLH} can be calculated using the propagation delay formula derived in Chapter 13 (Eq. 13 66), which is also listed in Table 13.3, namely,

$$L = \frac{a \cdot C}{k \cdot 1 \cdot 1 \cdot 1_{DL}}$$

where

$$u = 2 \left[\left[\frac{1}{1} \cdot \frac{3}{1} \left[\frac{1}{1} \cdot \frac{1}{1} \right] \right] \right]$$

Substituting nan erical values we obtain,

$$u = \frac{2}{1.5 \cdot \frac{3.05}{1.8} + \left(\frac{5}{1.8}\right)^2} = 2.01$$

and

$$t_{PLR} = \frac{2.01 \times 20 \times 10^{-15}}{75 \times 10^{-6} \times (1.08/0.18) \times 1.8} = 49.7 \text{ ps}$$

Finally, the minimum required width of the set pulse can be calculated as

$$T_{\min} = t_{PHL} + t_{PLH}$$

EXERCISE

For the SR flip-flop specified in a sample 15.1° find the manimum M/L for both Q_n and Q_n so that switching is achieved when inputs S and ϕ are at $(V_{DD}/2)$ Ans. 14.3

15 1 4 A Simpler CMOS Implementation of the Clocked SR Flip-Flop

A simpler implementation of a clocked SR flap flop is shown in Fig. 15.7. Here, pass transistor logic is employed to implement the clocked set-reset functions. This circuit is very popular to the design of static random access memory (SRAM) chips, where it is used as the basic memory cell (Section 15.4.1).





Figure 15.7. A simpler CMOS implementation of the clocked SR flip flop. This circuit is pipuar is the basic cell in the design of static random-access memory (SRAM) chips.

15.1.5 D Flip-Flop Circuits

A variety of flip flop types exist and can be synthesized using logic gates. CMOS circuit implementations can be obtained by simply replacing the gates with their CMOS oran realizations. This approach, however, usually results in rather complex circuits In n.a., cases, simpler circuits can be found by taking a circuit-design viewpoint, rather than a logic design one. To illustrate this point, we shall consider the CMOS implementation of a very important type of flip-flop, the data, or D, flip-flop.

The D flip-flop is shown in block diagram form in Fig. 15.8. It has two inputs the data input D and the clock input ϕ . The complementary outputs are labeled Q and Q. When the clock is low, the flip flop is in the memory, or rest-state, signal changes on the Danpachne have no effect on the state of the flip flop. As the clock goes high, the flip flop acquires me logic level that existed on the D line just before the rising edge of the clock. Such a flip flop ts said to be edge triggered. Some implementations of the D flip-flop include direct set and reset inputs that override the clocked operation just described.

A simple implementation of the D tlip flop is shown in Fig. 15.9. The circuit consists of two inverters connected in a positive-feedback loop, just as in the static latch of Fig. 15. at except that here the loop is closed for only part of the time. Specifically, the loop is exed when the clock is low $(\phi = 0, \phi = 1)$. The input D is connected to the flip flop through t switch that closes when the clock is high. Operation is straightforward. When o is high the loop is opened, and the input D is connected to the input of inverter G. The capacitaice if the input node of G is charged to the value of D, and the capacitance at the input node 30 is charged to the value of D. Then, when the clock goes low, the input line is isolated from



 ϕ (clock)

Figure 15.8 A block diagram representation of to U flip-flop.




Figure 15.9 A simple implementation of the D flip-flop. The circuit in (a) utilizes the two-phase non overlapping clock whose wavefer was a second this

the flip flop, the feedback loop is closed, and he latch acquires the state corresponding to the value of D just before ϕ went down, providing an output Q = D.

From the preceding, we observe that the count in Fig. 15.9 combines the positive feedback technique of static histable circuits and the above stange technique of dynamic circuits. It is important to note that the proper operator, or the cream and of many circuits that use cheers, is predeated on the assemption that grant of will not be simultaneously high at am time. This condition is defined by referring to the two clock phases as being noneverlapping.

An inherent drawback of the D fl p flop out lementation of Fig. 15.9 is that during ϕ_0 the output of the flip Bop simply to lows the social on the D input line. This can cause problems in certain logic design shuations. The problem is coved very effectively by using the muster. slave configuration shows in Fig. 15 10 (a). Be one discussing its circuit operation, we note that although the switches are shown imperied with single NMOS transistors, CMOS transmission gates a elemployed in many applications. We are simply using the single-MOS transistor as a "shorthand notation" for a series switch

The marker slave circuit consists of a pair of circuits of the type shown in Fig. 189, operated with ther rate clock plases. Here, in emphasize that the two clock phases must be non-overlapping, we denote them of and obtaind clearly show the nonoverlap interval in the waveforms of Fig. 15.10(b). Operation of the circuit is as follows:

- 1. When ϕ is high and ϕ is low, the input is connected to the mister latch whose feedback pop is opened, while the slave latch is isolated. Thus, the output Q remains at the value stored previously in the slave latch whose loop is now closed. The node capacitances of he master later are charged to the appropriate voltages corresponding to the present value of D.
- 2. When \u03c3 goes low, the master arch is so ited from the input data line. Then, when \u03c3 20es high, the feedback loop of the master latch is closed, locking in the value of D Further, its output is connected to the slave latch whose feedback loop is now open. The note capacitances in the slave are appropriately charged so that when ϕ goes $\log \tau$ up un, the slave latel, locks in the new value of D and provides it at the output, (P - I)

From this description, we note that at the positive transition of clock p the output Qacopts the value of D that existed on the D line at the end of the preceding cleck phase, ϕ This output value remains constant for one clock period. Finally, note that during the nonoverlap interval both, atches have their feedback loops open, and we are relying on the node capacitances to mainting it ost of the richarge. It follows that the nonoverlap interval should be kept reasonably shor (perhaps one tenth or less of the clock period, and of the order of I as or so in current practice).




Figure 15.10 (a) A mister slave Dill p-flop. The switches can be and asually are implemented will CMOS transmission gates. (b) Waveforms of the two-phase non-werlapping coack required

15.2 Semiconductor Memories: Types and **Architectures**

A computer system, whether a large machine or a finerocomputer, requires memory for storing data and program instructions. Furthermore, within a given computer system their usually acvarious types of memory utilizing a variety of technologies and having different according Broadly speaking, computer memory can be divided into two types main memory and massstorage memory. The main memory is usually the most rapidly accessible memory and me one from which most, often all, instructions in programs are executed. The main memory is usually of the random-access type. A random-access memory (RAM) is one in which the time required for storing (writing) information and for retrieving (reading) information is in 2 pendent of the physical location (within the memory) in which the information is stored

Random-access memories should be contrasted with sexual or sequential memories, such as disks and tapes, from which data are available only in the sequence in which the data were originally stored. Thus, in a senal memory the time to access particular information depends on the memory location in which the required information is stored, and the average access time is longer than the access time of random access memory. In a computer system, senal memory is used for mass storage. Items not frequently accessed, such as also

parts of the computer operating system, are usually stored in a moving-sweface memory such

Another important classification of memory relates to whether it is a read/write or a read-only memory. Read/write (R/W) memory permits data to be stored and retrieved at comparable speeds. Computer systems require random-access read/write memory for data and program storage.

Read-only memories (ROM) permit reading at the same high speeds as R/W memories (or perhaps higher) but restrict the writing operation ROMs can be used to store a microprocessor operating system program. They are also employed in operations that require table Дожир, such as finding the values of mathen afical functions. A popular application of ROMs is their use in video game carti dies. It should be noted that read only normary is usually of the random access type. Severme esson the digital circuit jargon, the actenym RAM usually refers to read/write rando is access me nory small ROM is used for read-only memory

The regular structure of tremoty art uits has raide them an ideal application for the design of circuits of the very arge scale integrated (VLSD type Indeed at any moment, memory chips represent the state of the art in packing density and hence integration level Beginning with the citioduction of the f Kbit clip in 1970, memory clip density has quadrapled about every 3 very. At the present time, 2009), impsychianing 4 Gott, are available. In this and the next two sections, we ship study some of the basic circuits employed in VESTRAM claps. Reactionly memory cacinits are studied in Section 15.5.

15.2.1 Memory-Chip Organization

If e bits on a memory chip are addressable either individually or in greaps of 4 to 16. As an example a 64 Mbit chip in which all bits are in fivid fally addressable is said to be organized as 64M words + 1 bit or simply 64M + 1. Sich a chip needs a 26 bit address (2" -67 108,864 - 64M. On the other hand, the 64 Mbit of ip can be organized as 16M words 5.4 bits (16M - 1), in which case a 24-bit address is required. For simplicity we shall assume in our subsequent discussion that all the bits on a nemory chip are individually addressable

The bulk of the memory empleonsists of the cells in which the bits are stored Each memory cell is in electronic circuit capable of storing one bit. We shall study memory cell circuits in Section 15.3. For reasons that will become clear shortly, it is desirable to physically organize the storage ce Is on a chip in a square or a nearly square matrix. Figure 15.13 illustrates such an organization. The cell matrix has 23 down and 2, columns, for a tel il storage capacity of 2305. For example, a IM-bit square matrix would have 1024 rows and 1024. columns (M - N) = 0). Facilities him the array is connected to one of the 2^M row hiles, known rather loosely, but naiversally, as word lines, and to one of the 25 column lines, known as digit lines or, more commonly, bit lines. A particular cell is selected for reading or writing by activating its word line and its bit line.

Activating one of the "" word I nes is performed by the row decoder a combinational logic circuit that selects (raises the voltage of) the perticular word line whose ME it address is applied to the decoder input. The address bits are denoted (1), (1), (1). When the 5th word line is activated for, say, a read operation, all 25 cells in row K will provide their contents to their respective bit lines. Thus, if the cell in column I (Fig. 15.11) is storing a 1, the voltage of bit line number I will be raised, usually by a small voltage, say 1. V to 0.2 V. The readout voltage

The capacity of ememors chip to hold binary information as amany digits (arbits) is me smed as knobit (Knib), megabit (Mbit), and a gabit (clbit) units, where 1 kb, 1/1024 hits 1 M at 1024 + 1024 T C48 5.76 bits, and T GEn., 10.24 bits. I justa 64 Mbit chip contains 62, 108,864 bits of memory




Figure 15 11 \ \ bit nem is dispose anced as in array of 2 rows + 2 columns

is small because the cell is small, a deliberate design decision, since the number of cells is enlarge. The small readcut signal is applied to a sense amplifier connected to the bit line. As the 15.11 indicates, there is a sense amplifier for every bit line. The sense amplifier provides at ill swing digital signal (from 0 to 1) at its output. This signal together with the output stack from all the other cells in the selected row is then delivered to the column decoder. These timn decoder selects the signal of the particular column whose V bit address is applied to the decoder input (the address bits are denoted $A_{M}, A_{M+1}, \ldots, A_{M+N-1}$) and causes this set of to appear on the chip input/output (I/O) data line.

A write operation proceeds in a similar manner. The data bit to be stored that the applied to the I/O line. The cell in which the data bit is to be stored is selected throug. the combination of its row address and its column address. The sense amplifier of the selected column acts as a driver to write the applied signal into the selected cell. Circuits locsense amplifiers and address decoders will be studied in Section 15.4.

Before leaving the topic of memory organization (or memory chip architecture) we will to mention a relatively recent innovation in organization dictated by the exponential nersis a chip density. To appreciate the need for a change, note that as the number of cells in the and increases, the physical lengths of the word lines and the bit lines increase - his has occurred even though for each new generation of memory emps, the transistor's ze has decreased tenrently, CMOS process technologies with 45 nm teature's ze are cult zelo. The net increase in word fine and bit fine lengths increases their total resistance, and a pacitioner and thus shows down their transient response. That is, as the lines for other than speniential use of the voltage of the word line becomes slewer, and it takes longer for the cells in be activated. This problem has been solved by parationing the memory clap into a camber of blocks. Each of the blocks has an organization i fentical forthat in Fig. (8.11). The row and obligar addresses are broaderest to a L blocks, but the data selected come from only one of the blocks. Block selection is achieved by using an appropriate number of the codes, buts a conose adoress such an arch. tecture can be thought of as three diviens ona low as family medicocks.

15.2.2 Memory-Chip Timing

The memory access time is the time referent the instation of a read operation and the appearance of the output data. He memory cycle time is the informum time a lowed however two consecutive memory operations. For so on the conservative side, a memory operation is usually saken to the fide bott rear are At to air to since locations. MOS menories have access and cycle times in the range of a few to a few rundred name seconds

- A 4 Mort meners chip is particulated to 52 block with each block having 1024 hows and 128 15.2 columns. Cive the aumber of hits rectaired for the row address, or aimmaddress, and block address. Ans. 10: 7: 5
- 15 3 The world lines in a particular MCS memory chip are fally cated a mg pow-licon (see Appendix A) The resistance of each work line is estimated to be 5 kg2, and the total capacitance between the line and ground is 2 pt. End, he to e for the voltage or the word line to reach 1 - 2, assuming that the line is driven by a spage 4 provided by a low appedance inventary with the line is actually a distributed betwork that we are approximating by a uniped cricial consisting of a single resistor and a single capacitor.) Ans. 69 iis

15.3 Random-Access Memory (RAM) Cells

As mentioned in Section 15.2, the major part of the memory chip is taken up by the storage cells. It follows that to be able to pack a large runther of bis on a chip, it is imperative that the cell size be reduced to the smallest possible. The power dissipation per cell should be minin ized also. This many of the flip flop or cuit, studied in Section 15.1 are too complex to be suitable for implementing the storage cells in a RAM chip.

There are basically two types of MOS RAM static and Jynamic Static RAMs realled SRAMs (or short) italize static latches as the storage colls. Dynamic RAMs ical ed DRAMs. or the other hand, state the binary data on capacitors, resulting in authorized a confined a cabut at the expense of more complex read and write circuitry. In particular, while static RAMs our hold their stored, fata indefinitely, provided the power supply remains on, dynamic RAMs

require peractic retreshing to regenerate the data stored on capacitors. This is because the sar age capacitors will discharge though slowly, as a result of the leakage currents mexicals, present. By virtue of their smaller cell size, dynamic memory chips are usually four tim . dense as their contemporary static chips. Thus while the state of the art in 2009 is 4.9 t. hal DRAM chip, the highest density SRAM chip has I Gold capacity. Both static and dynamic RAMs are voicities that is, they require the continuous presence of a power supply By a trast, most ROMs are of the nonvolatile type, as we shall see in Section 15.5. In the to La ing subsections, we shall study basic SRAM and DRAM storage cells

15.3.1 Static Memory (SRAM) Cell

Figure 15/12 shows a typical static menory cell in CMOS technology. The circuit, when we encountered in Section 15 to is a flip-flop comprising two cross coupled inverters and two access transistors () and (). The access transistors are turned on when the word lines selected and its voltage raised to 1 and they connect the flip flop to the column (b) or B line and column obit or Boline. Note that although in principle only the Borthe bore suffices, most often both are utilized as shown in Fig. 15.12. This both provides a differential data path between the cell and the memory chip output and increases the circuit relable ity. The access transistors act as transmission gates allowing bidirectional current flow between the tlip flop and the B and B lines. Finally, we note that this circuit is known as he six-transistor or 6T cell.

The Read Operation Consider first a read operation, and assume that the cell is storng .1 In this case, Q will be high at U., and Q will be low at 0.V. Before the read operation begins the B and B lines are raised to a voltage in the range $V_{ij} = 2$ to V_{ij} . This process, known is precharging, is performed using circuits we shall discuss in the next section in conuncter with the study of sense amplifiers. To simplify matters, we shall assume here that the precharge voltage of B and \bar{B} is V_{DD} .

When the word line is selected and the access transistors Q_n and Q_n are turned on example Q_n and Q_n are turned on example Q_n . mation of the circuit reveas that the only portion that will be conducting is that show in his 15.13. Noting that the initial value of -15.0 V, we can see that current will flow from the B




Figure 15.12 A CMOS SRAM memory cell.




Figure 15.13. Relevant park of the ShAM color of the root of opers in when the cell is storing a logic 1. Note that initially $v_0 = V_{DD}$ and $v_0 = 0$. Also note that the B and B lines are precharged to a voltage VDD

line actually, from the it line capacitance to a through it and into capacito it which is the small equivalent capacitance between the Q node and ground. This current charges of and thus γ rises and Q conduct. Inking some of the current supplied by Q_{γ} Equilibrium will be reached when Conscioused to a voltage Const which I equals I and no current flows through the Here'it's extremely important to note that to avoid changing the state of the flip flop, that is for our read operation to be nondestructive. I must no exceed the threshold voltage of the inverter Q. Q. In fact SRAM designation such impose a more stringent requirement on the value of Till, namely, that it should be lower than the threshold voltage of $Q_{\infty} V_{\mu}$. Thus, the design problem we shall now solve is as follows. Determine the ratio of $(W/L)_5/(W/L)_1$ so that $V_0 \le V_m$

Noting that Q will be operating in saturation and neglecting for simplicity, the body effect, we can write

$$I_{S} = \frac{1}{2} (\mu_{H} C_{ox}) \left(\frac{BV}{L} \right)_{s} (V_{DB} - V_{ts} - V_{\tilde{Q}})^{2}$$
(15.1)

Transistor Q, will be operating in the triode region, and its current I_1 can be written as

$$I_{1} = (\mu_{n} C_{ox}) \left(\frac{W}{L}\right)_{1} \left[(V_{DD} - V_{tn}) V_{Q} - \frac{1}{2} V_{Q}^{2} \right]$$
 (15.2)

Equating 7. and 7. gives a quadratic equation in Fig. which can be solved to obtain

$$\frac{V_{\tilde{Q}}}{V_{QQ} - V_{in}} = 1 - 1 / \sqrt{1 + \frac{(W/L)_5}{(W/L)_3}}$$
 (15.3)

This is an attractive relationship, slice it provides to in normal zed to in and thus always applies, independent of the process technology utilized. Figure 15-14 shows a universal plot of $\{V_{ij}, (V_{DI}, V_{ij})\}$ versus (W, I), (W, I). For a given process technology, V_{iJ} and Fin are determined, and the plot in Fig. 15.14 can be used to determine the maximum value permitted for (B, L), (B, L), while keeping I_{j_0} below a desired value. Alternatively, we




Figure 15-14. The formulated $c_1 \approx 1/L$ consists the ratio of L, of L) for the circuit of L is 13-16 graph can be used to determine the maximum value permitted for $(W/L)_5/(W/L)_1$ so that L is kep here desired level.

can derive a formula for this purpose. For instance, if T_{ij} is to be kept below T_{ij} , the ratio of (W_i, T_{ij}) to (W_i, T_{ij}) must be kept below the value obtained from Eq. (15.3), that is

$$\frac{(W/L)_1}{(W/L)_1} \le \frac{1}{\left(1 - \frac{V_{in}}{V_{OD} - V_{in}}\right)^2}$$
 (154)

This is an important design constraint that can be expressed in a slightly more general from by replacing (B/L) with (B/L) where the subscript a denotes access transistors Q and Q_6 , and $(W/L)_1$ with $(W/L)_n$, which is the W/L ratio of Q_V in each of the two inverters, thus,

$$\frac{(W/L)_a}{(W/L)_n} \le \frac{1}{\left(1 - \frac{V_{in}}{V_{ext} - V_{ext}}\right)^2} - 1 \tag{188}$$

#X # CONTRACTOR

Find the maximum allowable WI for the access transistors of the SRAM cell in Fig. 15.12 so that in a read operation, the voltages at Q and \overline{Q} do not change by more than W. Assume that the SRAM is fabricated in a 0.18- μ m technology for which $W_D = 1.8.4$, $W_A = 0.8.4$ and that $(W/L)_n = 1.5$.

Ans. $(W/L)_a \le 2.5$




Figure 15.15 Vellage waveforms do misons in de misons Radice dintra areas aperation,

Having determined the constraint imposed by the read operation or the B/I ratios of the access traits so of we now return to the circuit in Fig. 15.13 and show in Fig. 15.18 the voltage waveforms at a trious nodes during a read-Loperation. Observe that as we have already, discussed—tises from zero to a voltage I = I = C or espondingly the change I = I, will be very small as if the gifter strong the assumption impact in the analysis above that a remains constant at I = I. Most important, note that the voltage of the B line I = I, decreases by a small amount I = I has is a result of the discharge of the capacitance of the B line I = I by the current I = I. Assuming that I = I receives its equalibrium value in Fig. (8.1) relatively quickly, capacitor I = I is in effect discharged by a constant or tent I = I and the I = I and the change in its voltage. I = I obtained in a time interval I = I can be found by writing a charge balance equation.

Thus

$$\gamma_k = \frac{i N}{C_k} \tag{5.6}$$

Here we note that C_R is usually relatively large (1–2 pE) because a large number of cells are connected to the B and. The incremental change ΔE is therefore rather small (0.1–0.2 V), necessitating the use of a sense amplifier. If the sense amplifier requires a minimum decrement ΔE in B to detect the presence of a ΔE , then the read delay time can be found from Eq. (15.6) as

$$\Delta t = \frac{C_R \Delta t}{t} \tag{15.7}$$

This equation indicates the need for a relatively large I, to reduce the delay time M a large I, however, implies selecting (M/I) near the upper bound given by Eq. (1888) which in turn means an increase in the school area occupied by the access transistors at a hence the cell area, an interesting design trade-off.

EXERCISE

For the SRAM cell considered in Exercise 15.4 whose (If $I_{\perp} = 1.5$ and (If $I_{\perp} \leq 2.5$ ase Eq. (15.7) to determine the read delay Δt in two cases: (a) $(W/L)_a = 2.5$ and (b) (If $I_{\perp} = 3.5$ Let $\mu_{\perp}C = 300~\mu$ A \propto^2 . In both cases, assume that C = 2~pF and that the sense amplifier requires a ΔI_{\perp} of minimum magnitude of 0.2 \propto . Heat I_{\perp} so Eq. (15.7) to determine I_{\perp} , and recal, that $I_{\perp} = I_{\perp}$.

Ans. 1.7 ns; 2.8 ns

We conclude our discussion of the read operation with two remarks:

- 1 Although we considered only the read 1 operation, the read 0 operation is identical a involves *Q* and *Q* with the analysis resulting in an upper bound on (*B L*)_k (if *I* equal to that we have found for *B L*) (*B L*). (*B L*). This, of course, is entirely expected since the circuit is symmetrical. The read 0 operation results in a decrement Δε (i) the voltage of the *B* line, which is interpreted by the sense amplifier as a stored 0.
- 2. The component \(\Delta\) of the read delay is relatively large because \(\Cappa\) and \(\Cappa\) are real tively large (in the picotarad range). Also, \(\Delta\) is not the only component of the read delay, another significant component is due to the finite rise time of the voltage on the word line. Indeed, even the calculation of \(\Delta\) is optimistic, since the word line will have reached a voltage lower than \(\Delta\) only, when the process of discharging \(\Cappa\) takes place. As will be seen shortly, the write operation is faster.

The Write Operation We next consider the write operation. Let the SRAM cell of fig. 15.12 be storing a logic 1, thus U = U, and U = U and assume that we wish to write a U that is, we wish to have the flip flop switch states. To write a zero, the B line is lowered to U, and the B line is raised to U and, of course, the cell is selected by raising the wird line to U. The objective now is to pull node Q down and node Q up and have the soluce of at least one of these two nodes pass by the inverter threshold voltage. Thus, U, decreases below the threshold voltage of inverter Q. Q the regenerative action of the latch W stant and the flip flop will switch to the stored-U state. Alternatively, or in addition, it we manage to raise U, above the threshold voltage of the U, inverter, the regenerative action will be engaged and the latch will eventually switch state. If there one of the two actions is sufficient to engage the regenerative mechanism of the latch.

Figure 15.16 shows the relevant parts of the SRAM circuit during the interval when the being pulled up (Fig. 15.16a) and γ_0 , is being pulled down (Fig. 15.16b). Since toggling (C state change) has not vet taken place, we assume that the voltage feeding the gate of Q is still equal to V, and the voltage at the gate of Q_4 is still equal to V. These voltages will course be changing as V goes up and V goes down, but this assumption is nevertheless teal sonable for hand analysis.




Figure 15.16 Relevant parts of the 61 SRAM and of the glad Process of writing a 1 law assumed that the cell is originally storing a 1 and thus initially $v_0 = V_{ro}$ and $v_{\overline{0}} = 0$ V.

tronsider first the circuit in Fig. 18 Ibrai. It is is the same circuit we analyzed in detail in the study of the read operation above. Recall that to make the read process nondestructive we imposed an upper bound in (3/I). That upper bound ensured that I, will not rise above the Thus, this creat is not capable of rushing to the point that it can start the regenerative action. We must derefore it visolely on the circuit of Fig. 15.16(b). That is, our write 0 operation will be accomplished by pulling node O Joan in order to initiate the regenerative action of the latch. To ensur, that the latch will in fact switch stive. SRAM designers impose a more stringent requirement on the volume — namely, that it must full below not just V_M of the $Q_1 - Q_2$ inverter but below V_M of Q_1

Let's now look more closely at the circuit of Fig. 5. 6 b). Initially a list that However, as Q_k turns on, I_k quickly discharges the small capacitance C_k , and C_k begins to fall If is will enable Q_s to conflict, and equiphrium is reached when $I_s \neq I$. To ensure $\log s$ gling, we design the circuit so that this equil brium occurs at a value of γ_{ij} less than V_{ij} At such a value T_{ij} , Q_{ij} will be operating it saturation and Q_{ij} will be operating in the triode region, thus

$$I_4 = \frac{1}{2} (\mu_p C_{\alpha x}) \left(\frac{W}{I} \right) (V_{DD} - |V_p|)^2$$
 (15.8)


and

$$I_{0} = (\mu_{n} C_{ox}) \left(\frac{W}{L}\right)_{6} \left[(V_{DD} - V_{in}) V_{Q} - \frac{1}{2} V_{Q}^{2} \right]$$
 (15.9)

Substituting 1, 1,, which susually the case and equating I, and I results in a quadratic equation in V_O whose solution is

$$\frac{V_O}{V_{ij} - V_{ij}} = 1 - \sqrt{1 - \left(\frac{\mu_p}{\mu_i}\right) \frac{(W/L)_4}{(W/I)_r}}$$
 (15.10)

This relationship is not as convenient as that in Eq. 15.3) because the right hand side includes a process-dependent quantity, namely, $\mu^-\mu_0$. This we do not have a universally



$$\frac{(W/L)_p}{(W/L)_a} \le \left(\frac{\mu_n}{\mu_p}\right) \left[1 - \left(1 - \frac{V_{in}}{V_{DD} - V_{in}}\right)^2\right]$$
 (1511)

Observe that this relationship provides an upper bound on (B/I) in terms of (B/I) and that the relationship in Eq. (15.5) provides an upper bound on (B/I) in terms of B/I. Thus, the two relationships can be used together to design the SRAM cell.

EXERCISE

15.6 For the SRAM cell considered in Exercise 15.4, where $(W/L)_n = 1.5$ and $(W/L)_n \le 2.5$ as Eq. (15.11) to find the maximum allowable value of $(W/L)_n = 1.5$ and $(W/L)_n \le 2.5$ as $\mu = 4\mu$. For all transistors having $I = 0.18 \, \mu m$, find $W = 0.18 \, \mu m$ and $W = 0.18 \, \mu m$. Ans $(W/L)_n \le 2.5 \, (W/L)_n = 0.18 \, \mu m$.

We conclude our study of the write process by noting that it is fast because it does not require discharging the large capacitance of the on lines. The voltages of the B and B. lines are driven to their required values of 0 or 1. The powerful driver circuits and thus achieve their desired voltages very quickly. The write delay is determined roughts by the time for the regenerating signal to propagate around the feedback loop of the latch, thus it is about twice the propagation delay of the inverter. Of course, the write cycle time is still lengthered by the word line delay

15.3.2 Dynamic Memory Cell

Although a variety of DRAM storage cells have been proposed over the years, a particular cell, shown in Fig. 15.18, has become the industry standard. The cell consists of a single n-channel MOSEET, known as the access transistor, and a storage capacitor C_{st} . The cell is appropriately known as the one-transistor cell. The gate of the transistor is connected to the world line and its source drains is connected to the bit line. Observe that only one bit me is used in DRAMs, whereas it SRAMs both the bit and bit lines are utilized. The DRAM cel stores its bit of information is harge in the cell capacitor to. When the cell is storing a 1, the capacitor is charged to V_{DD} : when a 0 is stored the capacitor is discharged to zero voits.

Some explanation to needed to appreciate how the expression can be charged to the full supply voltage 1.... Consider a write Experation. The word has start 1...... and the hit line s at and the transistor is conducting charging e. The transistor will cease conduction when the voltage on Coreaches to 11. This is the same problem, we oncompared with pass runs stor logic (PTa) in Section 14.2. The problem is excited in DRAM design by borsting the word line to a voltage equal to t = +1, that is case the capacitar voltage for a stored I will be equal to the full I have very because of leakage effects, the capacitor charge will leak off, and hence the cell most be refreshed periodically. During refresh, the ce I content is read and the data bit is rewritten, thus restriction the capacitor voltage to its proper value. Expically, the refresh operation must be performed every 5 ms to 10 ms.

Let us now consider the DRAM operation in more detail. As is the still cRAM, the now decoder selects a particular rew by raising the voltage of its word line. This causes all the




Figure 15.18 The one-transistor dynamic RAM (DRAM) cell.

The name was originally used to distinguish this cell from earlier ones unity e.g.t.) ec transisters



Figure 15.19 When the voltage of the selected word n_0 , raised, the transistor conducts, thus connecting the storage capacitance $C_{\rm s}$ to the bit-line capacitance $C_{\rm s}$.

access transistors in the selected row to become conductive, thereby connecting the storage capacitors of all the cells in the selected row to their respective bit lines. Thus the cell capacitor C is connected in parallel with the bit line capacitance C_n , as indicated in Fig. 15 by Here, it should be noted that C is typically 20 fF to 30 fF, whereas C_n is 10 times larger Now, if the operation is a read the bit line is precharged to $I_{n,n}$, 2. To find the change in the voltage on the bit line resulting from connecting a cell capacitor C to it, let the initial and age on the cell capacitor be $I_{n,n}$ of $I_{n,n}$ when a $I_{n,n}$ is stored, and $I_{n,n}$ (1) when a $I_{n,n}$ is stored. Using charge conservation, we can write

$$C_S V_{CS} + C_B \frac{V_{DD}}{2} = (C_B + C_S) \left(\frac{V_{DD}}{2} + \Delta V \right)$$

from which we can obtain for ΔV

$$\Delta V = \frac{C_S}{C_B + C_S} \left(V_{CS} - \frac{V_{DD}}{2} \right) \tag{15.12}$$

and since $C_8 \gg C_S$,

$$\Delta V \simeq \frac{C_S}{C_B} \left(V_{CS} - \frac{V_{DD}}{2} \right) \tag{15.13}$$

Now, if the cell is storing a 1, $V_{CS} - V_{DD}$, and

$$\Delta V(1) \simeq \frac{C_S}{C_R} \left(\frac{V_{DD}}{2}\right) \tag{15.14}$$

whereas if the cell is storing a 0, $V_{CS} = 0$, and

$$\Delta V(0) \simeq -\frac{C_S}{C_0} \left(\frac{V_{DD}}{2} \right) \tag{ISIS}$$

Since usually C_1 is much greater than C_2 these readout voltages are very small Forexample, for $C_n = 10$ ($V_2 = 1.8$ V, $V_3 = 10$) will be about $V_3 = 10$ mV, and $V_3 = 10$ will be $V_3 = 10$. This is a best case scenario, for the $V_3 = 10$ m, the cell might very well be below $V_3 = 10$. Furthermore, in modern memory chips, $V_3 = 1.2$ V or even lower. In any case, we see that a stored $V_3 = 10$ m, the cell results in a small positive increment in the bit-line voltage, whereas a stored zero results in a small negative increment. Observe also that the readout process is destructive, since the resulting voltage across $V_3 = 10$ will no longer be $V_3 = 10$.

The change of voltage on the bit line is detected and amplified by the column sense amplifier causing the bit line to be driven to the full scale value (0 or t_{-}) of the detected signal. This amplified signal is then impressed on the storage capacitor, thus restoring its signal to the proper level (t_{T_0} or 0). In this way, all the cells in the selected row are refreshed. Simultaneously, the signal at the output of the sense amplifier of the selected column is ted to the data output line of the chip through the action of the column decoder.

The write operation proceeds similarly to the read operation, except that the data bit to be written, which is impressed on the data input line, is applied by the column decoder to the

selected bit line. Thus, if the data bit to be written is a 1, the B-line voltage is raised to V_{ED} (i.e., C_g is charged to V_g). When the access transistor of the particular cell is turned on its capacitor C will be charged to a structure at the written in the call. Simultaneously all the other cells in the selected row are simply refreshed.

Although the read and write operations result in automatic refreshing of all the cells in the selected row provision must be made for the period cortrest in a of the entire memory. typically every 5 to 10 ms, as specified for the particular chip. The reliesh operation is carried out in a purst mode, one row at a time. During refresh, the corp will not be available for read or write operations. This is not a serious matter however is nee the interval required to refresh the entire chip is typical's less if in 2% of the time between a firsh excess. In other words, the memory chip is available for normal operation are either 98% of the fire-

- In a particular dynamic remove clip () 3. 3. 4. (3.ph. and 4. = 12.3. End the output readout vo tage for a storce and a sored 0. Recell that in a reac operation, the bit lines are piecharged to $V_{00}/2$ Ans. 60 mV, -60 mV
- 15.8 A n4 Moit DRAM of in tabracited in a c 4 june MOS technology requires 2 june per cell. It the storage array is square estimate as fingersions, suitable of the peripheral circuitiscience sense amphysics decoders) reds about 3 Pe to Te O ip area estimate the dimensions of the resulting chip. **Ans.** 11.6 mm \times 11.6 mm, 13.2 mm \times 13.2 mm

Sense Amplifiers and Address Decoders

Having studied the circuits commonly used to implement the storage cells in SRAMs and DRAMs, we now consider some of the other important circ in blocks in a memory chip. The design of these cricials, commonly referred to as the memory peripheral circuits, presents exciting chahenges and opportunities to integrated-cricult lesignes. Improving the performance of peripheral circuits can result in denser and faster memory chips that diss pate less nower

15.4.1 The Sense Amplifier

Next to the storage cells, the sense amplifier is the most certical component in a new ory chip. Sense anip itiers are essential to the proper operation of DRAMs, and their use in SRAMs results in speed and area improvements.

A variety of sense amplifier designs are in use, some of which closely resemble the active load MOS differer hal amphifier studied in Chapter 8. Here, we first describe a differ ential sense an platier that emplays positive feedback. Because the circuit is differential, it can be employed directly in SR VMs, where the SRAM cell utilizes both the B and B lines On the other hand, the one transister DRAM circuit we studied in Section 15.3.2 is a single ended circuit atilizing one bit me only. The DRAM circuit however can be made to resemble a differential signal source prough the use of the duality cell' technique, which we shall discuss shortly. Therefore, we shall assume that the memory cell whose output i to amplified develops a difference output voltage between the B and B lines. This signal who can range from 30 mV to 500 mV depending on the memory type and cell design will approach to the input terminals of the sense amplifier. The sense amplifier in turn responses providing a full swing (0 to 1) assenal at its output terminals. The particular ampulier or we shar, discuss here has a rather ministral property. Its output and input terminals were same!

A Sense Amplifier with Positive Feedback - Figure 15.20 shows the sense amplification of the other column circuitry of a RAM chip. Note that the sense amplification is nothing but the familiar latch formed by cross coupling two CMOS inverters. One inverter




Figure 15.20. A different it seems implified connected to the bit mes of a particular column distribution and the process of extra to SRAMs, which utilize both the B and B lines). DRAMs or betated onto Inferential circuits by using the "dummy-cell" arrangement shown later (Fig. 15.22).

is implemented by transistors Q and Q, and the other by transistors Q and Q. Transistors O and O act as switches that connect the sense amplifier to ground and U only when data sensing action is required. Offerwise o is low and the sense imputior is turned off. This conserves power, at importan consideration because its fally there is one sense amplifier per column, resulting in thousands of sense amphifiers per enip Note, again, that terminals x and r are both the input and the output terminals of the amplifier. As indicated, these I/O terminals are connected to the B and \overline{B} lines. The amplifier is required to detect a small signal appearing between B and \overline{B} , and to amplify it to provide a full-swing signal at B and B. For instance, if during a read operation, the cell has a stored I ther extra positive vultable will divelop between B and B, with lingher that The amplifier will terremise to rise to be and to fall to 0 V. This I output is there are ted to the chip for party the countries of territor shown) and at the same time is as if one crite a finitive DRAM cell thus performing the restore operation that is required because the DPAM reinfoct process is destructive.

From 15/20 also shows the 505 harge and or alizar organization Operators of the circuit is straightforward. When objects night to a prior to a reed operation, and three transistors conduct. While Q_s and Q_s nech use the b and B_s in $s \mapsto 1 - 2$, transistor Q_s helps speed up this process by equal zing the artiful voltages on the two lines. This equalization is entical to the proper operation of the sense into the Anylyo talled therence present between Band B prior to commencement of the eactiper not a crossillar treneous interpretation by the sense ampatier of its repulsion. In Fig. 35.20, we show only one of the cells in this particular column, namely the cell whose word line is reflected. The cell car be either an SKAM or a DRAM cell. All σ he seek in this column will not be connected to the B and Blines (because their word lines will remain low)

I et us now consider the sequence of events during a read operation

- 1. The precharge and equalization or cart so clivales by raising the control signal \$\phi\$. This will cause the h and B are some despited voltages equal to 1, 1. The clock ϕ then goes low, and the B and B lines are left to float for a brief interval.
- 2. The word are goes approprietely the collective B and B are S. A voltage then developed ops between B and B with intener than if the accessed cell is storing a 1, or lower than if the cell is storing to To keep the cell treasmall, and to facilitate operation at higher speeds, the residout signal, which the cell is required to provide between B and \overline{B} , is kept small (typically, 30-500 mV)
- 3. Once an adequate difference voitage signal has been developed between B and h by the storage cell, he sense amplifier is famed on hy connecting it to ground and I through Q and Q, activated by rusing the sense centro-signal of Because an trally the input term hals of the inverters are at A=2 , the inverters will be operating in the rationship region where the gain is high (Section 13.2). It follows that militally the latch will be operating at its instable equilibrium point. Thus depending on the signal between the rapid emina's, the latch will quickly move to one of its two stable equilibrium points (refer to the description of the late), operation in Section 15.1). This is achieved by the regenerative action, table one rapios tive feedback. Ligare 15.21 clearly illustrates this peint by showing the waveforms of the signal on the bit line for both a leads, and a read 0 speration. Observe that once activated, the sense amplifier causes the small unit all difference, M(1) or A (0), provided by the cell to grow exponentially to either I - dor a read-1 operation) or () for a read-0 operation) he waveforms of the signal oa the B line will be complementary to those shown in Fig. 5.21 for the home. In the to lewing we quantity the process of exponential growth of v_R and $v_{R'}$




Figure 15.21 Waveforms of $\frac{1}{2}$ before and after the activation of the sense amplifier to a read $\frac{1}{2}$ operator the sense an placer causes the initial small increment $\frac{1}{2}$ by to grow exponentially to $\frac{1}{2}$. In a read-troper), in the negative $\frac{1}{2}$ to grows to 0. Comprehentary signal waveforms develop on the $\frac{1}{2}$ line.

A Closer Look at the Operation of the Sense Amplifier. Developing a precise expression for the output signal of the sense amplifier shown in Fig. 15.20 is a rather complex task requiring the use of large signal (and thus nonlinear) models of the inverter voluge transfer characteristic, as well as taking the positive feedback into account. We will not do this here, rather, we shall consider the operation in a semiquantitative way.

Recall that at the time the sense amplifier is activated, each of its two inverters is operating in the transition region near U, Q. Thus, for small-signal operation, each inverter can be modeled using g, and g, the transconductances of Q, and Q, respectively, evaluated at an input bias of V. Specifically, a small-signal superimposed on V, V at the input of one of the inverters gives rise to an inverter output current signal of V, and V at the input oped across the capacitor is then fed back to the other inverter and is multiplied by its V, which gives rise to an output current feeding the other capacitor, and so on, in a regeneral septocess. The positive feedback in this loop will mean that the signal around the loop and thus V, and V, will rise or decay exponentially (see Fig. 18.21) with a time constant of V, and V, is nice we have been assuming V. Thus, for example in a read-1 operation we obtain

$$v_B = \frac{V_{DD}}{2} + \Delta V(1) e^{G_m/C_B t}, \quad v_B \le V_{DD}$$
 (516)

whereas in a read-0 operation.

$$v_B = \frac{V_{DD}}{2} - \Delta V(0)e^{(G_m/C_B)t}$$
 (1517)

Because these expressions have been derived assuming small signal operation, they describe the exponential growth (decay) of a reasonably accurately only for values close to 1 and 2. Nevertheless they can be used to obtain a reasonable estimate of the time required to develop a particular signal level on the bit line.

Example 13cl

Consider the sense-amplifier circuit of Fig. 15.20 during the reading of a 1. Assume that the storage cell provides a voltage increment on the B line of $\Delta I(1) = 0.1 \text{ V}$. If the NMOS devices in the amplifiers have $(W/L)_n = 0.54 \text{ }\mu\text{m} = 0.18 \text{ }\mu\text{m}$ and the PMOS devices have $(W/L)_p = 2.16 \text{ }\mu\text{m}/0.18 \text{ }\mu\text{m}$, and assuming that $I_{n} = 1.8 \text{ N}$, $I_{m} = I_{n} I_{n} = 0.5 \text{ N}$, and $\mu_{n} C_{n} = 4 \mu_{p} C_{m} = 300 \text{ }\mu\text{ N}$. Find the time required I $I_{n} = 0.5 \text{ N}$ are each $0.9 \text{ M}_{n} I_{n} = 1.1 \text{ }\mu\text{ }\mu\text{ }\mu\text{ }\mu\text{ }\mu\text{ }\mu\text{ }\mu$.

Solution

First, we determine the transconductances gon and gon

$$g_{mn} = \mu_n C_{nx} \left(\frac{\mu N}{L} \right)_n (V_{GS} - V_t)$$

$$= 300 \times \frac{0.54}{0.18} (0.9 - 0.5)$$

$$= 0.36 \text{ mA/V}$$

$$g_{mn} = \mu_n C_n \left(\frac{\mu V}{L} \right)_n (V_{GS} - V_t)$$

$$g_{mp} = \mu_i C_i \left(\frac{W}{l} \right) (V_{c,s} - V_1)$$

= 75 × $\frac{2.16}{0.18} (0.9 - 0.5) = 0.36 \text{ mA/V}$

Thus, the inverter G_m is

$$G_m = g_{mn} + g_{mp} = 0.72 \text{ mA/V}$$

and the time constant τ for the exponential growth of v_B will be

$$\tau = \frac{C_B}{G_m} = \frac{1 \times 10^{-12}}{0.72 \times 10^{-3}} = 1.4 \text{ ns}$$

Now, the time, Δt , for v_0 to reach 0.9 V_{D0} can be determined from


$$0.9 \times 1.8 = 0.9 \pm 0.1e^{\Delta t/1.4}$$

resulting in

$$\Delta t = 2.8 \text{ ns}$$

Obtaining Differential Operation in Dynamic RAMs. The sense amplifier described earlier responds to difference signals appearing between the bit lines. Thus, it is capable of rejecting interference agnals that are common to both lines such as those caused by capacitive coupling from the word lines. For this common mode rejection to be effective, greated to has to be taken to match both sides of the amplifier, taking into account the circuits that feed each side. This is an important consideration in any after up to make the inherently single ended output of the DRAM cell appear differential. We shall now discuss an ingenious scheme for accomplishing this task. Although the technique has been around for many years (see the first edition of this book, published in 1982), it is still in use today. The method is illustrated in Fig. 15-22.

Basically, each bit line is split into two identical lialves. Each half line is connected to half the cells in the column and to an additional cell, known as a dummy cell, taying a storage capacitor $C_D = C_S$. When a word line on the left side is selected for reading, the dummy cell on the right side (centrolled by $|\phi_I|$) is a so selected, and vice versa, that is, when a word line on



Note the dummy cells at the far right and far left

the right side is selected, the dummy cell on the left controlled by ϕ) is also selected by effect, then, the dummy cell serves as the other half of a differential DRAM cell. When molern-half bit line is in operation, the right-half bit line acts as its complement for B line and vice versa.

Operation of the circuit in Fig. 15.22 is as follows. The two halves of the line in pre-charged to J=2 and their voltages are equalized. At the same time, the capacitors of the two dummy cells are precharged to J=2. Then a word line is selected, and the dummy cell on the other side is enabled, with ϕ or ϕ raised to J=2. Thus the half line connected to the selected cell will develop a voltage increment (around J=2) of $\Delta I(1)$ or $\Delta I(0)$ depending on whether a 1 or a 0 is stored in the cell. Meanwhile, the other half of the line will have its voltage held equal to that of U(1) and U(1) or U(1) or U(1) or U(1) or U(1) or U(1) or that the sense amplifier detects and amplifies when it is enabled. As us all by the end of the regenerative process, the amplifier will cause the voltage on one half of the line to become V_{DD} and that on the other half to become 0.

EXERCISES

- 15.9 It is required to reduce the time Δt of the sense-amplifier circuit in Example 15.2 by a factor of? by increasing g_m of the transistors (while retaining the matched design of each inverter). What must the W/L ratios of the n- and p-channel devices become?

 Ans. $(W/L)_n = 6$; $(W/L)_n = 24$
- 15.10 If in the sense amplifier of Example 15.2, the signal available from the cell is only half as large (1) only 50 mV), what will Δt become?
 Ans. 3.7 ns, an increase of 32%




Figure 15.23 \sim iterastic that with or piech x_0 githebilling on the h and B means precharged to V_{DD} ; (b) the B and B lines are charged to $(V_{DD} - V_i)$.

Alternative Precharging Arrangements. It is desired to precharge the board by lines to 1 — the arrangement in Fig. 15.23(a) can be utilized. Here precharging and equal ization eccur when ϕ is low then, just mor to the activation of the word line, ϕ goes high. Another precharging arrangement using diode-connected NMOS fransistors is shown in Fig. 5.23(b). In this case, the B and B lines creeharged to $G_{\rm b}$, $G_{\rm b}$, and $Q_{\rm b}$ equalizes their voltages.

An Alternative Sense Amplifier. Another popular in plementation of the sense amplifice is the differential MOS in plotier with a cur cut mirror load, succeed in detail in Section 8.5. Here, we present a brief overview of the operation of this versat le circuit as a sense amplifier.

The amplifier circuit is shown in Fig. 15.24 fed from the bit and bit lines (voltages) is and I fransistors () and () are connected in the differential-pair configuration and are biased by a constant current / supplied by current source (. Transistors Q, and Q, term i current mirror, which across the lead crossit for the amplifying transist its Q and Q. The di serer tral nature est the ampatier aids significantly in its effectiveness as a sense amplifier It rejects noise or interference signals that are coupled equally to the B and B lines, and amplifies only the small difference signals that appear between h and B as a result of the read operation of a cell connected to the B and B lines.

The amperier is designed so that in normal small signal operation, all transisters operate in the saturation region. I gure 15.24(b) shows the amplifier in its equi ibrium state with A = A = A Note that we have assumed that the B and B. Tuies are preclarged to (1), I is using the circuit it lig. 15.23(1). It turns out that this voltage is particularly convenient for the operation of this amplifier type is a sense amplifier. As indicated in Eg. 15.24(b), the bias current / divides equ. IIV between $\mathcal Q_{ij}$ and $\mathcal Q_{ij}$, thus each conducts a curtent I/2. The current of Q_1 is fed to the ir put side of the current mirror, transistor Q_2 , thus the mirror provides an equal output current I/2 in the drain of Q_{s} . At the output node, we ee that we have two equal and opposite currents, leaving a zero current to flow into the load capacitor. Thus, it an ideal situation of perfect matching, will be equal to the voltage at the drain of O.




Figure 15-24. The active loaded MOS different all amplifier as a sense amplifier

Next consider the situation when the B line shows an incremental voltage M above the voltage of the B line. As shown in Fig. 15.24(c), if M is sufficiently large, Q_2 will tamost and all the bias current I will flow through Q_1 and on to Q_2 . Thus the mirror output current becomes I and flows through the amplifier output terminal to the equivalent output capacitance C. Thus C will charge to V_{DD} in time ΔI ,

$$\Delta t = \frac{C1_{DD}}{I} \tag{15.8}$$

The complementary situation when $\frac{1}{2}$ exceeds $\frac{1}{2}$ by $\frac{1}{2}$ is illustrated in Fig. 15.24(d). Here Q, Q, and Q, are turned off, and Q, conducts all the current I. Thus capacitor I is discharged to ground by a constant current I.

An important question to answer before leaving this amplifier circuit is now large is M that chises the current I to switch from one side of the differential pair to the other? The answer is given in Section 8.5 (see Fig. 8.32), namely

$$\Delta V = \sqrt{2} V_{OV} \tag{15.19}$$

where V_{ij} is the werdrive voltage at which $\overline{\mathcal{Q}}_{ij}$ and \mathcal{Q}_{ij} are operating in equilibrium, that

$$\frac{I}{2} = \frac{1}{2} (\mu_n C_{os}) \left(\frac{W}{L} \right)_{1,2} V_{OV}^2$$
 (15.20)

I mally, we note that this sense impartier dissipates static power given by

$$P = V_{DD}I$$

Observe that increasing I reduces the time At in Eq. (15.18) at the expense of increased power dissipation

EXERCISE

D15/11. It is recaired to design the sense amplifier in real 15/14 to detect an input sign if $\Delta r = -0.0$ mA. and to provide a fall output in 0.5 ns. If C=50 ff, and $T_{f}=\pm 1.8$ V, find the required current f and the power dissipation.

Ans. 180 μA, 324 μW

15.4.2 The Row-Address Decoder

As described in Section [5.2, the row address decoder is required to select one of the 2 word arres in response to an M bit address input. As an example, consider the case M=3Conventionally, word line B_1 will be high wien $A_2 = 0$, $A_3 = 0$, and $A_4 = 0$, thus we can express W_0 as a Boolean function of A_0 , A_1 , and A_2 ,

$$W_0 = \vec{A}_1 \vec{A}_1 \vec{A}_2 = \vec{A}_0 + \vec{A}_1 + \vec{A}_2$$

This the selection of B. can be accomplished by a three input NOR gate whose three inputs are connected to 4.4 and 4 and whose output is connected to word line 0. Word line B will be high when $A_0 = 1$, $A_1 = 1$, and $A_2 = 0$; thus,

$$W_3 = A_0 A_1 \overline{A}_2 = \overline{A}_0 + \overline{A}_1 + \overline{A}_2$$

Thus the selection of B, can be realized by a three-input NOR gate whose three inputs are connected to 36, 4, and 4, and whose output is connected to wor him. 3. We can thus see that this address decoder can be realized by eight three input NOR gates. Each NOR gate is fed with the appropriate combination of address bits and their complemen's, corresponding to the word line to which its output is connected.

A simple approach to realizing these NOR functions is provided by the matrix simeture shows in Fig. 15.25. The circuit shown is a dynamic one (Section 14.3). Attached to each




Figure 15.25 A NOR address decoder in array form. One out of eight lines from lines with a line of the state 3-bit address.

row line is a p channel device that is activated prior to the decoding process using the precharge control signal & During precharge (& low) all the word lines are pailed men It is assumed that at this time the address input bits have not yet been applied and all a traputs are low hence there is no need for the circuit to include the evaluation transistor by lized in dynamic togic gates. Then the decoding operation begins when the address bis as their complement, are appared. Observe that the NAIOS transistors are placed so that the welllines not selected will be discharged. For any input combination, only one word ane will july discharged and thus its voltage remains high at 1 - For instance row 0 will be highords wire f 0 f 0 and f 0 this is the only combination that will result in all three fransite's

connected to row 0 being cut off. Similarly, row 3 has transistors connected to \overline{A}_{0} , \overline{A}_{0} , and A_{2} . and thus it will be high when $A_0 = 1$, $A_1 = 1$, $A_2 = 0$, and so on. After the decoder outputs have stabilized, the output lines are connected to the word lines of the array, usually via clock-controlled transmission gates. This decoder is known as a NOR decoder. Observe that because of the precharge operation, the decoder circuit does not dissipate static power.

15.12 How many transis ors a careeded for a NOR row decoder with an 1/2-bit address? Ans. $M2^{44}$ NMOS + 2^{15} PMOS = $2^{14}(M+1)$

15.4.3 The Column-Address Decoder

From the description in Section 5.2, the function of the column, address decoder is to context one of the 2. bit lines to the dical O line of the chip. As such it is a mult plexer and can be implemented assist pass transistor once (Section 14.2) as shown in Fig. 15.26. Here, each bit had is connected to the data I C fale through an NMOS transistor. The gates of the pass transistors a procedite ded by 2 mes on let which is selected by a NOR decoder similar to that used for decoding the row ideress. Finally, note that better performance can be obtained by utilizing transmission gates in place of NMOS parsisters (Section 14.2). In such a case, however, the decoder needs to provide complementary output signals.

An alternative implementation of the column decoder that use a smaller number of transistors that at the expense of slover speed of operation) is shown in Fig. 15.27. This circuit, known as a tree de ider has a simple structure of pass transistors. Unfortunately, since a relatively large number of transistors can exist in the signal path, the resistance of the bit lines increases, and the speed decreases correspondingly.





Figure 15-26. A collapse decoler realized by a combination of a NOR decover and a bass-fra tastor multiplexer



TO data

Figure 15-27. A free column decoder. Note that the colored path shows the transisters that are conducting when |f-1|/4 = 0, and |f-1|, the address that results in connecting B to the data line.

FXERCISE

15.13 How many transistors are needed for a tree decoder when there are 2' bit lines' Ans. $2(2^h - 1)$

15.4.4 Pulse-Generation Circuits

Memory chips require a large number of pulse signals, sometimes with intricate timing relationships among them. It is not our purpose here to study this important subject, rather, we present two simple circuits that find widespread applicability in memory-chip timing as well as in other digital system components, such as microprocessors.

The Ring Oscillator. The ring oscillator is formed by connecting an odd number of inveners in a loop. Although usually at least five inverters are used, we illustrate the principle of operation using a ring of three inverters, as shown in Fig. 15.28(a). Figure 15.28(b) shows the waveforms obtained at the outputs of the three inverters. These waveforms are idea and in the sense that their edges have zero rise and fall times. Nevertheless, they will serve to explain the circuit operation.

Observe that a rising edge at node 1 propagates through gates 1, 2, and 3 to relaminverted after a delay of $3t_{\rm p}$. This falling edge then propagates, and returns with the original (rising) polarity after another $3t_{\rm p}$ interval. It follows that the circuit oscillates with a period




Figure 15.28 (a) A ring oscillator formed by connecting three inverters in cuscade. Normally at least tive nverters are used) (b) The resa big waveferm. Observe that the circa coscillates with frequency 1 61p.

of 6r or correspondingly with frequency 1/6r, In general, a ring with Vinverters (where Vinust be odd) will oscillate with a period of 2M, and frequency $1/2Mt_c$

As a final remark, we note that the ring oscillator provides a relatively simple means for measuring the inverter propagation delay.

EXERCISE

15.14 Find the frequency of oscillation of a ring of five inverters if the inverter propagation delay is specified to be 1 ns.

Ans. 100 MHz

A One Shot or Monostable Multivibrator Circuit The one-shot or morostable multivibrator circuit provides, when triggered, a single output pulse with a pre-leternined width 'A variety of circuits exist for implementing the one-shot function, and some using op amps will be studied in Section 17.6. Here in Fig. 15.29(a), we show a circuit commor ly ised in digital IC design. The circuit utilizes an evalusive-CR (XOR) gate together with a delay circ iit. Recalling that the XOR gate provides a high output only when its two inputs are dissimilar, we see that prior to the crrival of the input positive step, the output will be

The name "monostable" arises because this class of circuits has one stable state, which is the quiescent state. When a trigger is applied, the circuit moves to its quasi-stable state and stays in it for a predeter minec length of time, the width of the ourput palse). It their switches back automatically to the stable state.




Figure 15.29 (a 3 one shot or monostable circuit 1 to 17 mg a de avicircuit with a de avi T and an XOR L. 6 this circuit provides an output puise of width I by The de avicircuit can be implemented as the cascade I inverters where N is even, in which case $T = Nt_0$

low. When the input goes high, only the B input of the XOR will be high and thus its output will go high. The high input will reach input 4 of the NOR I seconds later, at when time both inputs of the NOR will be high and thus its output will go low. We thus see that the cr cuit produces an oatput pulse with a duration / equal to the delay of the delay back foreact transition of the input signal. The latter can be implemented by connecting an even number of inverters in cascade as shown in Fig. 15.29(b).

15.5 Read-only Memory (ROM)

As mentioned in Section 15.2, read only memory (ROM) is memory that contains fixed and patterns. It is used in a variety of digital system applications. Currently, a very popular application is the use of ROM in microprocessor systems to store the instructions of the systems basic operating program ROM is particularly suited for such an application because to nonvolatile, that is, it retains its contents when the power supply is switched off

A ROM can be viewed as a combinational logic circuit for which the input is the coletion of address bits of the ROM and the output is the set of data bits retrieved from the addressed location. This viewpoint leads to the application of ROMs in code conversion. that is, in changing the code of the signal from one system (say, binary) to another Cole conversion is employed, for instance, in secure communication systems, where the prices is known as so ambling. It consists of feeding the code of the data to be transmitted to a ROM that provides corresponding bits in a (supposedly) secret code. The reverse process which also uses a ROM is applied at the receiving end

In this section we will study various types of read-only memory. These include fixed ROM, which we refer to simply as ROM, programmable ROM (PROM), and erasable programmable ROM (EPROM).

15.5.1 A MOS ROM

Figure 15.30 shows a simplified 32 bit for 8 word + 4 bits MOS ROM. As indicated, the mem ory consists of an array of n channel MOSEETs whose gates are connected to the word mes whose sources are grounded, and whose drains are connected to the bit lines. Each hit line is on nected to the power supply via a PMOS load transistor, in the manner of pseudo NMOS load




Figure 15.30 A sample MOS ROM organized as 8 words x 4 bits

(Section 14.1). An NAIOS transistor exists in a particular cell if the cell is storing a 0-a cell ing a 1-has no MOSTET. This ROM can be thought of as 8 words of 4-hits each. Their decoder selects or e of the 8 words by raising the voltage of the corresponding word line. Their transistors connected to this word line will then conduct, thus pulling the voltage of the bit in to which transistors in the selected row are connected) down from $V_{\rm con}$ to a voltage closer ground voltage (the logic 0-level. The bit lines that are connected to cells (of the selected with without transistors are—the cells that are storing a logic 1) will remain at the power-supposed age. To do to because of the action of the pall tip PMOS load devices. In this way, the bits of a addressed word can be read.

A disadvantage of the ROM circuit in Fig. 15.30 is that it dissipates static power Specifically, when a word is selected, the transistors in this particular row will conduct surcurrent that is supplied by the PMOS load transistors. Static power dissipation can be eliminated by a simple change. Rather than grounding the gate terminals of the PMOS transistors, we can connect these transistors to a precharge line ϕ that is normally net first before a read operation. ϕ is lowered and the bit lines are precharged to Γ , through the PMOS transistors. The precharge signal ϕ then goes high, and the word line is selected. The bit lines that have transistors in the selected word are then discharged this indicating stored zeros, whereas those lines for which no transistor is present tentage.

SKE KIE

- The purpose of this exercise is to estimate the various defay times involved in the operation of a ROM. Consider the ROM in Fig. 18.30 with the gates of the PMOS devices disconnected from ground and connected to a precharge control signal ϕ . Let all the NMOS devices have $W_L = 6 \, \mu \text{m} / 2 \, \mu \text{m}$ and $W_L = 1 \, \text{m} / 2 \, \mu \text{m} / 2 \, \mu \text{m}$. Assume that $W_L = 1 \, \text{m} / 2 \, \mu \text{m} / 2 \, \mu \text{m}$. Assume that $W_L = 1 \, \text{m} / 2 \, \mu \text{m} / 2 \, \mu \text{m}$.
 - (a) During the precharge interval $|\phi|$ is overed to 0 V. I stimate the time required to charge 4 bit him from 0 V to 5 V. Use, as an average energing current, the current supplied by 4 PMOS transister at a bit line voltage halfway through the 0 V to 5 V executsion (i.e., 2.5 V). The bit-ane capacitance is 2 pF. Note that all NMOS transistors are cut off at this time.
 - (b) After completion of the precharge interval and the return of δ to T_0 , the row decoder talses the voltage of the selected word one. Because of the first cresistance and capacitance of the word not the voltage rises exponer traffy toward T_0 . If the resistance of each of the polystheon word has is 3 k\Omega and the capacitance between the word line and ground is 3 pf., what is the (10% to 90%) it so time of the word line voltage? What is the voltage reached at the end of one time constant.
 - to We account for the exponential rise of the word-line voltage by approximating the word-line voltage by a step equal to the voltage reached in one time constant. Find the interval A required for an NMOS translator to discharge the bit line and lower its voltage by 0.5 V. (It is assumed that the sense amplifier needs a 0.5-V. change at its input to detect a low bit value.)

Ans. (a) 6.1 ns; (b) 19.8 ns, 3.16 V; (c) 2.9 ns

15 5.2 Mask-Programmable ROMs

The data stored in the ROMs discussed thus far is determined at the time of tabrication according to the user's specifications. However, to avoid having to custom-design each ROM from scratch (which would be extremely cosily), ROMs are manufactured using .

process known as mask programming. As explained in Appendix A, integrated circuits are abricated on a water of sile it using a sequence of processing sieps that include photomasking, etching, and diffusion in this way a pattern of pinchons and intercornections is created on the surface of the water. One of the final steps in the fabrication process consists ct coating the surface of the water with a layer of aluminum and then selectively tusing a mask) etching away portions of the aliminam, leaving aluminum only stere interconnecfor stare desired. This list step can be used to program the to store a desired pattern in a ROM For instance, if the ROM is made of MOS transistors is in Fig. 35.30 MOSEFTs, an Le sicluded at all bit locations, but only the gates of those transistors where its are to be stored are cornected to the word lines, the out-scot transition seriors, since to be stored are not connected. This pattern is determined by the mask when is produced according to the user's specifications.

The economic advintages of the mask programming process should be one out. All ROMs are tablicated smalarly cas oritzation occurs only during on of the final steps in fabrication.

15.5 3 Programmable ROMs (PROMs and EPROMs)

PROMS are ROMs that can be program of by the 6-er out in yonee. A typical arrange ment employed in BIT PROMs involve as no polysilicor fixed a correct the emitter of is an BIT to the corresponding digit line. Depending in the ocale contest of a ROM cell, the fuse can be either left intact or blown cut using a large current. The programming process is obviously irreversible.

An erasable programmable ROM or IPROM, so ROM that car be crased and reprograining Las main times as the user wisher. It is therefore the most versit le type of reaconly memory. It should be noted however that the process of the use and reprogramming is time consuming and is intended to be performed only infrequently.

State of the art EPROMs use variants of the memory cell whose cross section is shown in Fig. 15.31ca. The cell is bisically an entiricement type i channel MOSH I with two gates made of polysilicon material." One of the sates is not electrically connected to any




Figure 15-31 (a) (1) is section and (b) circ it symbol of the foams, gate to insister ascel is an I PROM cell.

^{&#}x27;See Appendix A for a description of silicon-gate technology.

other part of the circuit, rather, it is left floating and is appropriately called a **floating** gate. The other gate called a **select gate**, functions in the same manner as the gate of a regoenhancement MOSFET.

The MOS transistor of Fig. 15.31(a) is known as a **floating-gate transistor** and is a the circuit symbol shown in Fig. 15.31(b). In this symbol the broken line denotes the floring gate. The memory cell is known as the **stacked-gate cell**.

Let us now examine the operation of the floating gate transistor. Before the cell ispregrammed two will shortly explain what this means), no charge exists on the floating are and the device operates as a regular n channel enhancement MOSFET. If this exhibits here, characteristic shown as curve (a) in Fig. 15.32. Note that in this case the threshort voltage (F) is rather low. This state of the transistor is known as the **not-programmed state**. It is one of two states in which the floating gate transistor can exist. Let as an trainly take the not programmed state to represent a stored. I. That is, a floating gate transistor whose F — characteristic is that shown as curve (a) in Fig. 15.32 will be said to be storing a F.

To program the floating gate transistor a large voltage (16/20 V) is applied between drain and source. Simultaneously, a large voltage (about 25 V) is applied to its selective. Figure 15/33 shows the floating gate MOSH I during programming. In the absence of any charge on the floating gate, the device behaves as a regular n channel enhancerent MOSH Γ . An n type inversion layer (channel) is created at the water surface as a result of the large positive voltage applied to the select gate. Because of the large positive voltage to the drain, the channel has a tapered shape.

The drain-to source voltage accelerates electrons through the channel. As these extrons reach the drain end of the channel, they acquire large kinetic energy and are referred to as hot electrons. The large positive voltage on the select gate (greater than the drain voltage establishes an electric field in the insulating oxide. This electric field attracts the note events and accelerates them (through the oxide) toward the floating gate. In this way the floating gate is charged, and the charge that accumulates on it becomes trapped




Figure 15-32 Hastrating the shift in the contractor stock a floating gate transist non-clean programming




Figure 15.33 The floating gate transistor during programming

I returnately, the process of charging held clin, state is set in ring. The negative charge that accumulates on the lost agrade ecoles the strength of the chemical in the oxide rethe point that it excitually becomes incipable of a certain a ny mere of the hot elections.

Let us now inquire about the effect of the beating out is negligible, charge on the operation of the transisto. The negative charge trapped on the floating gate will cause electrons to be repelled from the surface of the substrate. This in plies that to form a changel, the positive village that has to be applied to the select including to be greater him that required when the floating at is not charged in other words, the threshold voltage I of the progran med trans story. If he he her than that if the not provide mixed divide. In fact, program may causes the characters to to shift to the curve labored in many 1832. In this state, known as the programmed state, the cell is said to be storing a 0.

Once programmed, the floating-gate device let insits shifted it characteristic regive hi even when the power supply is turned o'l. In fact, extrapolated experimental results indicate that the device can remain in the programmed state for as long as 100 years!

Reading the content of the stacked patrice his easy. A veltage 4 - somewhere between the low and high threshold volues (see Fig. 15.32) is applied to the selected gate. While a programmed design concit at is stoping a through not conduct it not programmed device some that is storing a 1) will conduct heavily.

To return the floating-gate MOSFET to its not program ned state, the charge stored on the floating gate has to be returned to the substrate. This crastine process can be accompl shed by illuminating the cell with ultraviolet light of the correct wavelength (2537. A) for a specified haration. The narry rolet light imparts sufficient photor energy to the trapped electrons to a low hem to overcome the inherent energy partier, and thus he transported through the goode back to the substrate. To allow this crasure plocess, the LPROM package. contains a quartz window. Finally, it should be noted that the device is extremely durable and can be erased and programmed many times.

A more we satale programmable ROM is the electrically grasable PROM (or FEPROM). As the name implies, an EEPR 3M car be erased and reprogrammed electrically without the need for ultra role is lumination. LTPROMs applied a variant of the Ploating gate MOSELL An in portant class of H-PROMs using a floation rate variant and implementing block grasure are referred to as flash memories.

Summary

- Flip-flops employ one or more latches. The basic static latch is a bistable circuit implemented using two inverters connected in a positive-feedback loop. The latch can remain in either stable state indefinitely.
- As an alternative to the positive-feedback approach, memory can be provided through the use of charge storage. A number of CMOS flip-flops are realized this way, including some master-slave D flip-flops.
- A random-access memory (RAM) is one in which the time required for storing (writing) information and for retrieving (reading) information is independent of the physical location (within the memory) in which the information is stored.
- The major part of a memory chip consists of the cells in which the bits are stored and that are typically organized in a square matrix. A cell is selected for reading or writing by activating its row, via the row-address decoder, and its column, via the column-address decoder. The sense amplifier detects the content of the selected cell and provides a full-swing version of it to the data-output terminal of the chip.
- There are two kinds of MOS RAM: static and dynamic. Static RAMs (SRAMs) employ flip-flops as the storage cells. In a dynamic RAM (DRAM), data is stored on a

- capacitor and thus must be periodically retreshed DRA is chips provide the highest possible storage capacity for given chip area.
- Two circuits have emerged as the near universal choice implementing the storage cell: the six-transistor SRAM cell and the one-transistor DRAM cell.
- Although sense amplifiers are utilized in NR VMs to speed up operation, they are essential in DRAMs. A particular type of sense amplifier is a differential carcula that employs positive feedback to obtain an output signa that grows exponentially toward either V_{DD} or 0.
- Read-only memory (ROM) contains fixed data patters, that are stored at the time of fabrication and contents of changed by the user. On the other hand, the contents of erasable programmable ROM (EPROM) can be charted by the user. The erasure and reprogramming is a fire consuming process and is performed only infrequently
- Some EPROMS utilize floating-gate MOSI I is as the storage cells. The cell is programmed by app virg to the selected gate) a high voltage, which in effect that zes the threshold voltage of the MOSFET. Erasure is ach eved on illuminating the chip by ultraviolet light. Even more cell sattle, EEPROMs can be erased and reprogrammed electrically.

Problems involving design are marked with D throughout the text. As well, problems are marked with asterisks to describe their degree of difficulty. Difficult problems are marked with an asterisk (*); more difficult problems with two asterisks (**); and very challenging and/or time-consuming problems with three asterisks (***)

Section 15.1: Latches and Flip-Flops

- D 15.1 Sketch the standard CMOS circuit implementation of the SR flip-flop shown in Fig. 15.3
- D 15.2 Sketch the logic-gate implementation of an SR flipflop utilizing two cross-coupled NAND gates. Clearly label the output termina's and the input trigger terminals. Provide the truth table and describe the operation.
- **D 15.3** For the SR flip-flop of Fig. 15.4, show that if each of the two inverters utilizes matched transistors, that is, $(W/L)_p = (\mu_n/\mu_p)(W/L)_n$, then the minimum W/L that each of $Q_5 Q_8$ must have so that switching occurs is $2(W/L)_n$. Give the sizes of all eight transistors if the flip-flop is fabricated in a 0.13- μ m process for which $\mu_n = 4\mu_p$. Use the minimum channel length for all transistors and the minimum size (W/L = 1) for Q_1 and Q_3
- **D** 15.4 In this problem we investigate the effect of velocity saturation (Section 13.5) on the design of the SR flip-flop in Example 15.1. Specifically, answer part (a) of the question in Example 15.1, taking into account the fact that for this technology, V_{DSsa} for n-channel devices is 0.6 V and $|V_{DSsa}|$ for p-channel devices is 1. V. Assume $\lambda_n = |\lambda_p| = 0.1 \text{ V}^{-1}$. What is the minimum required value for $(W/L)_5$ and for $(W/L)_6$? Comment on this value relative to that found in Example 15.1. (Hint: Refer to Eq. 13.100.)
- **D 15.5** Repeat part (a) of the problem in Example 15.1 for the case of inverters that do not use matched Q_h and Q_P . Rather, assume that each of the inverters uses $(W/L)_p = (W/L)_n = 0.27 \ \mu \text{m}/0.18 \ \mu \text{m}$. Find the threshold voltage of each inverter. Then determine the value required for the W/L of each of Q_S to Q_B so that the flip-flop switches.
- **D 15.6** The CMOS SR flip-flop in Fig. 15.4 is fabricated in a 0.13- μ m process for which $\mu_p C_m = 4\mu_p C_m = 430 \,\mu\text{A/V}^2$, $V_{to} = |V_{tp_0}| = 0.4 \,\text{V}$, and $V_{DD} = 1.2 \,\text{V}$. The inverters have $(W/L)_p = 0.2 \,\mu\text{m/0.13} \,\mu\text{m}$ and $(W/L)_p = 0.8 \,\mu\text{m/0.13} \,\mu\text{m}$ The four NMOS transistors in the set reset circuit have equal W/L ratios.
- (a) Determine the minimum value required for this ratio to ensure that the flip-flop will switch.
- (b) If a ratio twice the minimum is selected, determine the minimum required width of the set and reset pulses to

- ensure switching. Assume that the total capacitimes between each of the Q and \bar{Q} nodes and ground is 20 H
- D 15.7 Consider another possibility for the circuit in 15.7 Relabel the Piepe is S and the Superiors R Let S and R normally rest at V_{DD} . Let the flip-flop be storing to thus $V_{O} = 0$ V and $V_{D} = V_{DD}$. Let the flip-flop be storing to the Storing t
- D 15 8 1 he locked SR thip flop in Fig. 15.4 is not a full complementary version by augmenting the circuit with the PUN corresponding to the PDN comprising Q_5 , Q_6 , Q_7 , and Q_6 . Note that the fully complementary circuit utilizes 12 transistors. Although the circuit is more complex, it switches faster
- **15.9 Consider the latch of Fig. 15.1 as implemented in CMOS technology. Let $\mu_a C_{aa} = 2\mu_p C_{oa} = 20 \, \mu \text{A/V}^2$, $W_p = 2W_a = 24 \, \mu \text{m}$, $L_p = L_a = 6 \, \mu \text{m}$, $|V_b| = 1 \, \text{V}$, and $V_{DD} = 5 \, \text{V}$.
- (a) Plot the transfer character st c of each inverter—that is, v_x versus v_y , and v_y versus v_y . Determine the output of each inverter at input voltages of 1, 1 5, 2, 2.25, 2.5, 2.75, 3, 3.5, 4, and 5 volts
- (b) Use the characteristics in (a) to determine the loop voltage-transfer curve of the latch—that is, v_2 versus v_3 . Find the coordinates of points A, B, and C as defined in Fig. 15.1(c).
- (c) If the finite output resistance of the saturated MOSFET is taken into account, with $|V_4|=100~\rm{V}$, find the slope of the loop transfer characteristic at point B. What is the approximate width of the transition region?
- 15.10 Two CMOS inverters operating from a 5-V supply have V_{ij} and V_{g} of 2.42 and 2.00 V and corresponding outputs of 0.4 V and 4.6 V, respectively, and are connected as a latch. The MOSFETs have $|V_i| = 1$ V. Approximating the corresponding transfer characteristic of each gate by straight lines between the break points, sketch the latch open-loop transfer characteristic. What are the coordinates of point B? What is the loop gain at B?
- *15.11 Figure P15.11 shows a commonly used circuit of a D flip-flop that is triggered by the negative-going edge of the clock ϕ .
- (a) For ϕ high, what are the values of \bar{Q} and Q in terms of D? Which transistors are conducting?
- (b) If D is high and ϕ goes low, which transistors conduct and what signals appear at \bar{Q} and at Q? Describe the circuit operation.

- (c) Repeat (b) for D low with the clock ϕ going low.
- (d) Does the operation of this circuit rely on charge storage?




Figure P15.11

Section 15.2: Semiconductor Memories: Types and Architectures

15.12 A particular I M-bit square memory array has its peripheral circuits reorganized to allow for the readout of a 16-bit word. How many address bits will the new design need?

15.13 For the memory chip described in Problem 15.12. how many word lines must be supplied by the row decoder? How many sense amplifiers/drivers would a straightforward implementation require? If the chip power dissipation is 500 mW with a 5-V supply for continuous operation with a 200-ns cycle time, and all the power loss is dynamic, estimate the total capacitance of all logic activated in any one cycle. If we assume that 90% of this power loss occurs in array access, and that the major capacitance contributor will be the bit line itself, calculate the capacitance per bit line and per bit for this design. tRecall from problem 15.12 that 16 bit lines are selected simultaneously.) If closer manufacturing control allows the memory array to operate at 3 V, how much larger a memory array can be designed in the same technology at about the same power level?

15.14 An experimental 1.5-V, 1-Gbit dynamic RAM (called DRAM) by Hitachi uses a 0.16- μ m process with a cell size of 0.38 × 0.76 μ m² in a 19 × 38 mm² chip. What fraction of the chip is occupied by the I/O connections, peripheral circuits, and interconnect?

Section 15.3: Random-Access Memory (RAM) Cells

15.15 Consider the read operation of the 6T SRAM cell of Fig. 15.12 when it is storing a 0, that is, $V_Q = 0 \text{ V}$, and $V_{\tilde{Q}} = V_{DD}$. Assume that the bit lines are precharged to V_{DD}

before the word-line voltage is raised to 1 , Nacicl that vant part of the circuit and describe the operation who we the analysis parallels that presented in the text for dictem operation.

D 15.16 Consider a 6T SRAM cell fabrical of in a big CMOS process for which $V_{tot} = 1 - 0.5 \text{ kg}$. $V_{DD} = 1.8 \text{ V}$. If during a read-1 operation it is require that $V_{\bar{Q}}$ does not exceed 0.2 V, use the graph in the to determine the maximum allowable value of the a $(W/L)_5/(W/L)_1$. For $L_1 = L_5 = 0.1 \text{ kg/m}$ is referred uses for W_1 and W_5 that minimize the combined arcase Q_1 and Q_5 . Assume that the minimum width at sact 0.18 μ m.

15.17 Repeat Exercise 15.4 for an SRAM tubricated a 0.25- μ m CMOS process for which $V_{DD} = 2 \times V_{CD}$ is 15.4 for an SRAM tubricated a 0.25- μ m CMOS process for which $V_{DD} = 2 \times V_{CD}$ is

15.18 Repeat Exercise 15.4 for an SRAM (a) $V_{DD} = 1.2 \text{ V}_{\odot} + 1.2 \text{ V}_{\odot} = 1.2 \text{$

15.19 Locate on the graph of Fig. 15.14 the points 1 + 1 1 C that correspond to the following three process technology

(a) 0.25- μ m· V_{DD} 2.5 V and V_{I} = 0.5 V

(b) 0.18- μ m: $V_{DD}=1.8~{\rm V}$ and $V_i=0.5~{\rm V}$ (c) 0.13- μ m: $V_{DD}=1.2~{\rm V}$ and $V_i=0.4~{\rm V}$

In each case, impose the condition that in a (case) operation $V_{\tilde{O}} = V_{t}$.

insum ratio $(W/L)_5/(W/L)_1$ for $V_{\tilde{Q}} \leq V_D$ this case from into account the velocity-saturation effect effection is $t \in \mathbb{N} \setminus \{0\}$. The NR VVI is tabricated in $\{0\}$. Suppose process for which $V_{DD} = 1 \times V$. It is $\{0\} \setminus \{0\} \setminus \{0\}$ and the n-channel devices $V_{DSM} = 0.6 \setminus \{0\}$. Compute onto $V_{DSM} = 0.6 \setminus \{0\}$ obtained without accounting for velocity saturation (it) Convince yourself that for this situation of $V_{DSM} = 0.6 \setminus \{0\}$ operating in velocity saturation.)

D *15.21 For the 6T SRAM of Fig. 1x 2 tabricated 0.18-µm CMOS process for which $V_{DD} = 1.8 \text{ V}_{\odot}$ 1. - 0.5 V, $2\phi_{j} = 0.8 \text{ V}_{\odot}$ and $\gamma = 0.3 \text{ V}^{1.2}$, find the 1 x × m ratio $(W/L)_{5}/(W/L)_{1}$ for which V = 1 defined at a definition operation (Fig. 15.13). Take into account the body effect in Q_{5} . Compare to the value obtained with accounting for the body effect.

D 15.22 A 6T SRAM cell is fabricated in statistic CMOS process for which $V_{DD} = 1.2 \text{ V}$. I = 0.4 V. $\mu_n C_{ox} = 430 \ \mu\text{A/V}^2$. The inverters affect (if t) Each of the bit lines has a 2-pf capacitance to greate the sense amplifier requires a minimum of 0.2 V input of a able and fast operation.

- (a) Find the upper bound on W/L for each of the access transistors so that V_Q and $V_{\bar{Q}}$ do not change by more than V_q volts during the read operation.
- (h) Find the delay time Δt encountered in the read operation if the cell design utilizes minimum-size access transistors.
- (c) Find the delay time Δt if the design utilizes the maximum allowable size for the access transistors.
- 15.23 Consider the operation of writing a 1 into a 61 SRAM cell that is originally storing a 0 Sketch the relevant part of the circuit and explain the operation. Without doing detailed analysis, show that the analysis would lead to results identical to those obtained in the text for the write-0 apetation.
- **D 15.24** For a 6T SRAM cell tabricated in a 0.13- μ m CMOS process, find the maximum permitted value of $(W/L)_a$ in terms of $(W/L)_a$ of the access transistors. Assume $V_{DD}=1.2~{\rm V}, V_{in}=|V_{ip}|=0.4~{\rm V}$, and $\mu_n=4\mu$
- **D 15.25** For a 61 SRAM cell fabricated in a 0.25-jun CMOS process, find the maximum permitted value of $(W/L)_{\perp}$ in terms of $(W/L)_{\perp}$ of the access transistors. Assume $V_{DD} = 2.5 \text{ V}$, $V_{tn} = |V_{tp}| = 0.5 \text{ V}$, and $\mu_n = 4\mu$
- 15.26 Locate on the graph in Fig. 15.17 the points A. B and C corresponding to the following three CMOS fabrication processes

(a) 0.25-
$$\mu$$
m $V_{DD} = 2.5 \text{ V}$, $V_{to} = |V_{tp}| = 0.5 \text{ V}$

(b) 0.18-
$$\mu$$
m. $V_{DD} = 1.8 \text{ V}$, $V_{tr} = |V_{tp}| = 0.5 \text{ V}$

(c) 0.13-
$$\mu$$
m $|V_{DD}| = 1.2 \text{ V}, |V_{in}| = |V_{ip}| = 0.4 \text{ V}$

For all three, $\mu_n \simeq 4 \mu_p$ In each case, V_Q is to be limited to a maximum value of V_{in} .

- **D 15.27** Design a minimum size 6F SRAM cell in a 0.13 μ m process for which $V_{DB}=1.2~{\rm V}$ and $V_{in}=|V_{ip}|=0.4~{\rm V}$. All transistors are to have equal $L=0.13~{\rm \mu m}$. Assume that the minimum width allowed is 0.13 μ m. Verify that your minimum size cell meets the constraints in Eqs. (15.5) and (15.11).
- 15.28 For a particular DRAM design, the cell capacitance $C_s = 30$ fF and $V_{ED} = 1.8$ V. Each cell represents a capacitive load on the bit line of 1 fF. Assume a 28-fF capacitance for the sense amplifier and other circuitry attached to the bit line. What is the maximum number of cells that can be attached to a bit line while ensuring a minimum bit-line signal of 0.05 V? How many bits of row addressing can be used? If the sense-amplifier gain is increased by a factor of 5, how many word-line address bits can be accommodated.

- 15.29 For a DRAM available for regular use 98% of the time, having a row-to-column ratio of 2 to 1, a cycle time of 20 ns, and a refresh cycle of 8 ms, estimate the total memory capacity
- **15.30** In a particular dynamic memory chip, $C_1 = 25$ fF, the bit-line capacitance per cell is 0.5 fF, and bit-line control circuitry involves 12 fF. For a 1-Mbit-square array, what bit-line signals result when a stored 1 is read? When a stored 0 is read? Assume that $V_{\rm con} = 1.8 \text{ V}$
- 15.31 For a DRAM cell utilizing a capacitance of 20 fF, tetresh is required within 10 ms. If a signal loss on the capacitor of 0.2 V can be tolerated, what is the largest acceptable leakage current present at the cell?

Section 15.4: Sense Amplifiers and Address Decoders

- **D 15.32** Consider the operation of the differential sense amplifier of Fig. 15.20 following the rise of the sense control signal ϕ . Assume that a balanced differential signal of 0.1 V is established between the bit lines, each of which has a 1 pF capacitance. For $V_{DD} = 3 \text{ V}$, what is the value of G_m of each of the inverters in the amplifier required to cause the outputs to reach $0.1 V_{DD}$ and $0.9 V_{DD}$ (from initial values of $0.5 V_{DD} + (0.1/2)$) and $0.5 V_{DD} (0.1/2)$ volts, respectively in 2 ns? If for the matched inverters, $|V_i| = 0.8 \text{ V}$ and $|V_{ij}| = 3\kappa_D^2 = 75 \text{ pA/V}^2$, what are the device widths required? If the input signal is 0.2 V, what does the amplifier response time become?
- 15.33 A particular version of the regenerative sense amplifier of Fig. 15.20 in a 0.5-µm technology, uses transistors for which $|V_n| = 0.8 \text{ V}$, $k'_n = 2.5 k'_n = 100 \mu\text{A/V}^2$, $V_{DD} = 3.3 \text{ V}$, with $(B/L)_n \approx 6 \,\mu\text{m}/1.5 \,\mu\text{m}$ and $(B/L)_n \approx 15 \,\mu\text{m}/1.5 \,\mu\text{m}$ 1.5 μ m. For each inverter, find the value of G_m . For a bit-line capacitance of 0.8 pF, and a delay until an output of $0.9V_{max}$ is reached of 2 ns, find the initial difference-voltage required between the two bit lines. If the time can be relaxed by I ns, what input signal can be handled? With the increased delay time and with the input signal at the original level, by what percentage can the bit-line capacitance, and correspondingly the bit-line length, he increased? If the delay time required for the bit-line capacitances to charge by the constant current available from the storage cell, and thus develop the difference-voltage signal needed by the sense amplifier, was 5 ns, what does it increase to when longer lines are used?
- **D 15.34** (a) For the sense amplifier of Fig. 15.20, show that the time required for the bit lines to reach $0.9V_{op}$ and $0.1V_{op}$ is given by $I_0 = (C_B/I_{op}) \ln (0.8V_{op}/\Delta V)$ where

- ΔV is the initial difference-voltage between the two bit lines. (Refer to Fig. 15.21.)
- (b) If the response time of the sense amplifier is to be reduced to one-half the value of an original design, by what factor must the width of all transistors be increased?
- (c) If for a particular design, $V_{DD} = 1.8$ V and $\Delta V = 0.2$ V, find the factor by which the width of all transistors must be increased so that ΔV is reduced by a factor of 4 while keeping t_d unchanged?
- **D** 15.35 It is required to design a sense amplifier of the type shown in Fig. 15.20 to operate with a DRAM using the dummy-cell technique illustrated in Fig. 15.22. The DRAM cell provides readout voltages of -100 mV when a 0 is stored and +40 mV when a 1 is stored. The sense amplifier is required to provide a differential output voltage of 2 V in at most 5 ns. Find the W/L ratios of the transistors in the amplifier inverters, assuming that the processing technology is characterized by $K_n = 2.5 k_p' = 100 \, \mu \text{A/V}^2$, $|V_i| = 1 \, \text{V}$, and $V_{DD} = 5 \, \text{V}$. The capacitance of each half bit line is 1 pF What will be the amplifier response time when a 0 is read? When a 1 is read?
- **D 15.36** It is required to design the sense amplifier of Fig 15.24 to detect an input signal of 100 mV and provide a full output in 0.3 ns. If C = 60 fF and $V_{DD} = 1.2$ V, find the required current l and the power dissipation.
- **D 15.37** Consider the sense amplifier in Fig. 15.24 in the equilibrium condition shown in part (b) of the figure. Let $V_{DD} = 1.8 \text{ V}$ and $V_t = 0.5 \text{ V}$.

- (a) If Q_1 and Q_2 are to operate at the edge of saturation, what is the dc voltage at the drain of Q_1 ?
- (b) If the switching voltage ΔV is to be about $A \mid m$, what overdrive voltage V should Q and Q be exacted in equilibrium. What de voltage should appear to common-source terminals of Q_1 and Q_2 ?
- (c) If the delay component Δt given by Eq. (15.18) is $b_1 = 0.5$ ns what current t is needed if (-5.5) (-5.5)
- (d) Find the W/L required for each of Q_1 to Q_4 for $\mu_n C_{ox} = 4\mu_p C_{ox} = 300 \,\mu\text{A/V}^2$.
- (e) If Q_5 is to operate at the same overdrive voltage as Q_2 and Q_2 , find its required W/L and the value of the reference voltage V_R .
- 15.38 Consider a 512-row NOR decoder. To how many address bits does this correspond? How many output lines does it have? How many input lines does the NOR are require? How many NMOS and PMOS transistors does at a design need?
- 15.39 For the column decoder shown in Fig. 15.26, how many column-address bits are needed in a 25r kbit squ r array? How many NMOS pass transistors are needed in r, multiplexer? How many NMOS transistors are needed is the NOR decoder? How many PMOS transistors what is the total number of NMOS and PMOS transistors needed
- 15.40 Consider the use of the tree column decoder shown in Fig. 15.27 for application with a square 256 Kbit array How many address bits are involved? How many levels of pass gates are used? How many pass transistors are there in to a

- 15.41 Consider a ring oscillator consisting of five interest, each having $t_{PLH} = 6$ as and $t_{PHL} = 4$ as Sketch one of the output was eforms, and specify is frequency and the percentage of the cycle during which the output is high.
- 15.42 A ring-of-eleven oscillator is found to operate at 20 MHz. Find the propagation delay of the inverter.
- **D 15.43** Design the one-shot circuit of Fig. 15.29 to provide an output pulse of 10-ns width. If the inverters available have $t_P = 2.5$ ns delay, how many inverters do you need for the delay circuit?

Section 15.5: Read-Only Memory (ROM)

15.44 Give the eight words stored in the ROM of Fig. 15.30.

D 15.45 Design the bit pattern to be stored in a (16×4) ROM that provides the 4-bit product of two 2 bit variables. Give a circuit implementation of the ROM array using a form similar to that of Fig. 15.30.

15.46 Consider a dynamic version of the ROM in Fig. 15.30 in which the gates of the PMOS devices are connected to a precharge control signal ϕ . Let all the NMOS devices have B $I = 3 \mu m_{\odot} + 2 \mu m_{\odot}$ and all the PMOS devices have

- If I = 1 µm = 1.2 µm Assume $I = 3 I^* = 60 \text{ µ M/V}$ I = I V and I = 5 V
- the Dut is the precharge interval ϕ sowered to 0 V. Estimate the time required to charge a bit line from 0 to 2 V. Use is not crage characteristical the content supplied by a PMOS tensor for at a 1 to line v. Bage hillway through the 0 to 5 V excursion (i.e., 2.5 V). The bit-line capacity icons 1 pF. Note that all NMOS transistors are cut off at this time.
- (b) After the precharge interval is completed and oretains to V_{DD} , the row decoder raises the voltage of the selected word line. Because of the finite resistance and capacitance of the word line, the voltage rises comment als toward V_{DD} . If the resistance of each of the polls have word line and ground is 2 pF, what is the (10% to 90%) rise trac of the word line voltage? What is the voltage reiched at the end of one time-constant?
- (e) If we approximate the exponential rise of the word-line voltage by a step equal to the voltage reached in one time constant, find the interval Δt required for an NAIOS transistor to discharge the bit line and lower its voltage by 1 V

PART IV

Filters and Oscillators

n Part IV we study an important class of arraing firmits filters and oscillators. Both topics have in common an application or system orientation. They provide dramatic and powerful illustration of the application of both negative and positive feedback. While the filters studied here are linear circuits, the design of oscillators makes use of both linear and nonlinear techniques.

Chapter 16 deals with the design of filters, which are important building blocks of communication and instrumentation systems. Filter design is one of the rare areas of engineering for which a complete design theory exists, starting from specification and cuminating in an actual working circuit. The material presented should allow the reader to perform such a complete design process.

In the design of electronic systems, the need usually arises for signals of various waveforms—sinusoidal, pulse, square-wave, and so on. The generation of such signals is the subject of Chapter 17. It will be seen that some of the circuits utilized in waveform generation employ an oplamp version of the basic memory element studied in Chapter 15, the bistable multivibrator or latch

The study of filters and oscillators relies on a thorough familiarity with basic feed back concepts including the effect of feedback on the amplifier poies (Chapter 10), and with op-amp circuit applications (Chapter 2). As well, we assume knowledge of basic siplane concepts including transfer functions, poles, zeros, and Bode plots.

CHAPTER 16

Filters and Tuned Amplifiers

Introduction 1255

- 16.1 Filter Transmiss on Types and Specification 1256
- 16.2 The Filter Transfer Function 1260
- 16.3 Butterworth and Chebyshev Filters 1263
- 16.4 First-Order and Second-Order Filter Functions 1270
- 16.5 The Second-Order LCR Resonator 1279
- 16.6 Second-Order Active Filters Based on Inductor Replacement 1285

- 16.7 Second-Order Active Filters Based on the Two-Integrator-Loop
 Topology 1293
- 16.8 Single-Amplifier Biquadratic Act or Filters 1299
- 16.9 Sensitivity 1307
- 16.10 Switched-Capacitor Filters 1310
- 16.11 Tuned Amplifiers 1315

Summary 1327

Problems 1328

IN THIS CHAPTER YOU WILL LEARN

- How filters are characterized by their signal-transmission properties and how they are classified into different types pasers on the relative ocation of their passband(s) and stopband(s)
- 2 How filters are specified and how to obtain a fiter transfer function that meets the given specifications including the use of popular special functions such as the Butterworth and the Chebyshev
- 3 The various first-order and second order filter functions and their realization using oplamps and RC circuits
- 4 The basic second-order LCR resonator and how it can be used to realize the various second-order filter functions
- 5. The best op amp-RC circuit for real zind an inductance and how it can be used as the basis for realizing the various second-order filter functions.
- 6. That connecting two op-amp integrators one nuerting and one noninverting in a feedback loop realizes a second order resonance circuit and can be used to obtain circuit realizations of the various second-order filter functions.
- 7. How second-order filter functions can be realized using a single opamp and an RC circuit and the performance imitations of these minimal realizations.
- 8. How the powerful concept of circuit sensitivity can be applied to assess the performance of filter circuits in the face of finite component tolerances.
- 9. The basis for the most popular approach to the realization of filter functions in IC form; the switched-capacitor technique.
- 10. The design of tuned transistor amplifiers for radio-frequency (RF) applications.

Introduction

In this chapter, we study the design of an important building block of communications and it strumentation systems, the electronic filter Filter design is one of the very tew areas of

eng neer ng tor which a complete design theory exists, starting from specification and ending with a circuit realization. A detailed study of filter design requires an entire book, and indeed such textbooks exist. In the limited space available here, we shall concentrate on a selection of topics that provide an introduction to the subject as well as a useful arsenal of filter circuits and design methods.

The oldest technology for realizing filters makes use of inductors and capacitors of the resulting circuits are called **passive LC filters**. Such filters work well at high frequencies, however in low frequency applications (de to 100 kHz) the required inductors are ligated and physically balky, and their characteristics are quite nonideal. Furthermore, such hid tors are impossible to fabricate in monolithic form and are incompatible with any of the modern techniques for assembling electronic systems. Therefore, there has been considerable interest in finding filter realizations that do not require inductors. Of the various pissible types of **inductorless filters**, we shall study active-RC filters and **switched-capacitor filters**.

Active-RC filters utilize op amps together with resistors and capacitors and are fabricated using discrete, hybrid thick film, or hybrid thin-film technology. However, for large-volume production, such technologies do not yield the economies achieved by monolithic (IC) habitation. At the present time, the most yiable approach for realizing fully integrated more hithic filters is the switched-capacitor technique.

The last topic studied in this chapter is the tuned amplifier commonly employed it the design of radio and TV receivers. Although tuned amplifiers are in effect bandpass flow they are studied separately because their design is based on somewhat different techniques.

The material in this chapter requires a thorough familiarity with op ample reul appliations. Thus the study of Chapter 2 is a prerequisite.

16.1 Filter Transmission, Types, and Specification

16.1.1 Filter Transmission

The filters we are about to study are linear circuits that can be represented by the general two port network shown in Fig. 16.1. The filter transfer function I(s) is the ratio of the supply voltage $V_0(s)$ to the input voltage $V_j(s)$.

$$T(s) \equiv \frac{V_o(s)}{V_i(s)} \tag{16}$$

The filter transmission is found by evaluating I(y) for physical frequencies, $y = i \alpha$ and $y = i \alpha$ and $y = i \alpha$ be expressed in terms of its magnitude and phase as

$$T(j\omega) = |T(j\omega)|e^{j\phi(\omega)}$$
(16.2)

The magnitude of transmission is often expressed in decibels in terms of the gain function

$$G(\omega) = 20 \log |T(j\omega)|, dB$$

or, alternatively, in terms of the attenuation function

$$A(\omega) = -20 \log |T(i\omega)|, dB$$

A fixer shapes the frequency spectrum of the input signal -1/(m), according to the magnitude of the transfer function J(j,m), thus providing an output $J_{ij}(j,m)$ with a spectrum



Figure 16.1 in fitters social in the chapter of contra work shown. The filter transfer function T(s) = V(s)/V(s)

$$|V_o(j\omega)| = |T(j\omega)||V_i(j\omega)|$$
(16.5)

Viso, the phase characteristics of the signal are modified as it passes through the filter according to the fixer phase function of an

16.1.2 Filter Types

We are specifically interested here in filters that perform a frequency-selection function: passing signals whose frequency spectrum has within a specified range, and stopping signals whose frequency spectr in itals outside this range. Such a faller has ideally a frequency bind (or pands) over which the magnitude of transmission is tally (the filler passband) and a treque rev hand (or benes) over which the transmission is zero (the filter stophand) opene 16.2 depicts the ideal transmissions has acteristic of the four major fifter to be a low-pass (197) in Fig. 16-2(a), high-pass (HP) is Fig. 16-2(b), bandpass (GP) in Fig. 16-1(c), and bandstop (BS) or band-reject in rig. 16.2(d). These idea ized characteristics by virtue of their vertical edges, are known as brick-wall responses.

16.1.3 Filter Specification

The filter design process begins with the filter user speerlying the transmission characters. ties required of the filter. Such a specification cannot be of the form shown in Fig. 16.2 because physical circuits cannot realize these ideal zed chara teristics. Find re., 6.3 shows realistic specifications for the transmission characteristics of a low pass. Liter Observe that since a physical circuit cannot provide constant transmission at all passband frequencies, the specifications allow for deviation of the possband transmission from the recal (dB, but place an upper bound, Amas (dB), on this deviation. Depending on the application, Amas typically ranges from 0.05 d 3 to 3 dB. Also since a physical circuit, unnot provide zero transn ission at all stoph and frequencies, the specifications in Fig. 16.3 allow for some transmission over the stopband. However, the specifications rejuire the stopbend's gnals to be attenuared by at least t_{proj} (dB) relative to the passband signals. Depending on the filter application, t_{per} and range from 20 dB to 100 dB.

Since the transmission of a physical circuit cannot change abruptly at the edge of the passbane, the specifica ions of Lip. 16.3 provide for a band of frequencies over which the attenuation increases from near 0 dB to finite. This transition band extends from the pass. band edge ω_p to the stophand edge ω_c . The ratio ω_c ω_s is usually used as a measure of the sharpness of the low pass filter response and is called the selectivity factor. Final's, observe that for convenience the passbard transmission is specified to be 0.4B. The final filter, nowever, can be given a passband ginn if desired without changing its selectivity characteristics.




Figure 16.2 Idea, transmission characteristics of the four major filter types. (a) low-pass (LP), (b) high-pass (HP) (c) bandpass (BP), and (d) bandstop (BS).

To summarize, the transmission of a low-pass filter is specified by four parameters

- 1. The passband edge ω_p
- 2 The maximum allowed variation in passband transmission 4_{max}
- 3. The stopband edge ω_c
- 4. The minimum required stopband attenuation A_{min}

The more tightly one specifies a filter—that is, lower I_{max} , higher I_{min} and or a selectivity ratio ω_i ω_i closer to unity—the closer the response of the resulting filter will be to the ideal. However, the resulting filter circuit must be of higher order and thus more complex and expensive.

In addition to specifying the magnitude of transmission, there are applications in which the phase response of the filter is also of interest. The filter-design problem, however, scon siderably complicated when both magnitude and phase are specified.

Once the filter specifications have been decided upon, the next step in the design is to find a transfer function whose magnitude meets the specification. To meet specification the magnitude-response curve must be in the unshaded area in Fig. 16.3. The curve shown in the figure is for a filter that *just* meets specifications. Observe that for this particular filter the magnitude response *rapples* throughout the passband, and the ripple peaks are all equal since the peak ripple is equal to $4_{\rm max}$ it is usual to refer to $4_{\rm max}$ as the **passband ripple** and the ripple is equal to $4_{\rm max}$.

|T|, dB ▲




Figure 16.3 Specification of the transmission characteristics of a low-bass filter. The magnitude response of a filter that just meets specifications is also shown

w as the ripple bandwidth. The particular litter response shows ripples also in the stopbe ut a fein with the upple peaks ill equal and of such a value that the minimum stoppland at enuation achieved is egual to the specific fival ic. If a chas this particular response is said to be equiripple in both the passband and the stopband

The process of obtaining a transfer function that meets given specifical one is known as filter approximation. Lilter approximation is usually performed using computer programs (Snelgrave, 1982, Ouslis and Sedia, 1998) or filter design tables (Zverey, 1967). In simpler cases. Filter approximation can be performed using cosed form expressions as will be seen in Section 16.3.

Finally Fig. 16.4 shows transmission specifications for a bandpass filter and the response of a filter that meets these specifications. For this example we have chosen an approximation function that does not ripple in the passband, rather the transmission decreases monotonically or both sides of the center frequency attaining the maxim in allowable deviation at the two edges of the passband.

EXERCISES

16.1 Find approximate values of attenuation (in d.3) corresponding to filter training shops of 1/0309/03. 08, 07, 0.5, 0.1, 0.

Ans. 0, 0.1, 1, 2, 3, 6, 20, ∞ (dB)

16.2 It the magnitude of passband tran nession is to remain, onst int to within (5%) and if the stopband transmission is to be no greater than 1 % of the basis and transmission, find $|t_{\rm tran}|$ and $|t_{\rm tran}|$ Ans. 0.9 dB; 40 dB

0




Figure 16.4. Transmission specifications for a bit diplass if for The mach tride response of a High the process specifications is also if each Note if a this parties, at first has a mentiornically decreasing tree, a sion in the passband on both sides of the peak frequency.

16.2 The Filter Transfer Function

The filter transfer function I(x) can be written as the ratio of two polynomials as

$$I(s) = \frac{a_{N}^{N} + a_{N}^{N} + \cdots + a_{N}}{s^{n} + b_{N-1}s^{n-1} + \cdots + b_{0}}$$
 (16)

The degree of the denominator V is the filter order. For the filter circuit to be stable the degree of the numerator must be less than or equal to that of the denominator $V \circ V$. He numerator and denominator coefficients, a_0, a_1, \ldots, a_M and b_0, b_1, \ldots, b_N , are real numbers. The polynomials in the numerator and denominator can be factored and I(s) can be expressed in the form

$$T(s) = \frac{a_M(s-z_1)(s-z_2)\cdots(s-z_M)}{(s-p_1)(s-p_2)\cdots(s-p_N)}$$
(.67)

The numerator roots z_1, z_2, \dots, z_M are the transfer function zeros of transmission zeros and the denominator roots, p_1, p_2, \dots, p_M , are the transfer function poles, or the natural modes. Each transmission zero or pole can be either a real or a complex number Complex zeros and poles, however must occur in conjugate pairs. Thus, if 1 + 2 happens to be a zero, then -1 - j2 also must be a zero.

Since in the filter stopband the transmission is required to be zero or small, the fiter transmission zeros are usually placed on the 100 axis at stopband frequencies. This indeed is the case for the filter whose transmission function is sketched in Fig. 16.3. This particular ill ter can be seen to have infinite attenuation (zero transmission) at two stopband frequences ω_{l1} and ω_{l2} . The filter then must have transmission zeros at $s = \pm 100$ and $s = \pm 100$.

¹ Throughout this chapter, we use the names poles and natural modes interchangeably




Figure 16.5 Pole-zero pattern for the lowpass filter whose transmission is sketched in Fig. 16.3 This is a fifth-order filter (N = 5)

However, since complex zeros occumi confunde hairs there in to the he transmission zeros at s - 100 and s - 1,01. Thus the corrector polynomial of this idler will have the factors is $(t_1, u_1) \times (u_1) \times (u_2) \times (u_3) \times (u_4) \times (u_4$ For $v=\mu \sigma$ (physical frequencies) the numerator becomes $-\sigma+\sigma$ or $\sigma+e^{-\sigma}$, which indeed is zero at $\omega = \omega_{i1}$ and $\omega = \omega_{i2}$

Continuing with the example in Fig. 16.3, we observe that the transmission decreases toward as mappioaches. This the filter in ist have one or more transmission zeros at view. In general, the number of transmission zeros it view is the difference between the degree of the numerator polynomial, 37 and the degree of the denote mator polynomial, 37 of the transfer function in Eq. (In the II is is because as supportantes as Instruptrosches a_M/s^{N-M} and thus is said to have N-M zeros at $s=\infty$.

For a filter circuit to be stable, all is poles must be in the left half of the sipline and thas p .p. must all have negative real pairs. Figure 16.5 shows typical pole and zero locations for the low-pass filter whose transmission function is depicted in Fig. 16.3. We have assumed that this filter is of Tith order (A = 5). It has two pairs of complex conjugate poics and one real axis pole, for a total of five poles. All the poles lie in the vicinity of the passband, which is what gives the filter its high transmission at possband frequencies. The five transmission zeros are at so-*10), x +1000, end x - Thus, the transfer function for his filte is of the form

$$T(s) = \frac{a_4(s^2 + \omega_{l_1}^2)(s^2 + \omega_{l_2}^2)}{s^5 + b_4 s^4 + b_3 s^3 + b_2 s^2 + b_1 s + b_0}$$
(16.8)

As another example, consider the bandpass filter whose magnitude response is shown in Fig. 16.4. It us filter has transmission zeros at $s=\frac{1}{2}$, ω_{t_0} and $s=\frac{1}{2}$, ω_{t_0} . It also this one of photo zeros at s = 0 and one or more zeros at s = 1 (because the transmission decreases toward 0) as ω approaches 0 and \sim 1. Assuming that only one zero exists at each of s=0 and $s=\infty$, the filter must be of sixth order, and its transfer function takes the form

$$T(s) = \frac{a_5 s(s^2 + \omega_l^2)(s^2 + \omega_{l2}^2)}{s^6 + b_5 s^5 + \cdots + b_0}$$
 (16.9)

A typical pole-zero plot for such a filter is shown in Fig. 16.6.

As a third and fina example, consider the low-pass filter whose transmission function is depicted in Fig. 16.7(a). We observe that in this case there are no finite values of many which




Figure 16.6 Pole-zero pattern for the hard pass filter whose transmission function is shown in Fig. 16.4. This is a saxth-order filter. Vertain




Figure 16.7 (a) Transmission characteristics of a fifth-order low pass filter having all transmission zeros at infinity (b) Poezete pattern for the filter in (a)

the attenuation is infinite (zero transmission). Thus it is possible that all the transmission zeros of this filter are at $s = \infty$. If this is the case, the filter transfer function takes the form

$$T(s) = \frac{a_0}{s^N + b_{N-1}s^{N-1} + \dots + b_0}$$

Sich a filter is kn. wn as an all-pole filter. Expical pole zero locitions for a fifth-order a lepole low-pass filter are shown in Fig. 16.7(b).

Almost all the filters studied in the chapter have all the r transmission zeros on the $i\omega$ axis, in the filter stopband(s), including $\omega = 0$ and $\omega = \infty$. Also, to obtain high selectivity, all the natural modes will be complexed right to receive the right to reach of ideal order filters, where one natural mode must be on the real axis) must be, and the closer its natural modes are to the $i\omega$ axis



Ans.
$$T(s) = \frac{1}{4} \frac{s^2 + 4}{s^2 + s + 1}$$

16.4 A to inth-order filter has zero transmission at m = p-2 rad s and $m \rightarrow The natural modes are <math>-0.1 \pm j0.8$ and $-0.1 \pm j1.2$. Find I(s)

Ans.
$$T(s) = \frac{a_1 v(v^2 - 4)}{(s^2 + 0.2s + 0.65)(s^2 + 0.2s + 1.45)}$$

16.5. Find the transfer function (i) is the transfer all pole low pass filter whose belos are at a radial distance of 1 rad site in the one is and whose complex the sine is 30 langues from the radaxis. The degant is unity. Show that f(x, a) = 1, f(x, a) = 1, and the attenuation at $a = x \cdot x \cdot a + x \cdot a + a = x \cdot$

Ans.
$$T(s) = 1/(s+1)(s^2+s+1)$$
; 1 rad/s; 28.6 dB

16.3 Butterworth and Chebyshev Filters

In this section, we present two functions that are frequently used in approximating the 'ranst ussion characteristics of low pass filters. Clased-form expressions are available for the parameters of these functions, and thus one car use them in litter tesign without the need for computers or filter-design tables. Their utility, however is limited to relatively simple applications.

Although in this section we ciscuss the design of low pass filters only the approx mation functions presented can be applied to the design of other filter types through the use of frequency transformations (see Sedra and Brackett, 1978)

16.3.1 The Butterworth Filter

Figure 16.8 shows a sketch of the magnitude response of a Butterworth³ filter. This filter exhibits a monotonically decreasing transmission with all the transmission zeros at $\omega = \infty$, making it an all-pole filter. The magnitude function for an Δt -order Butterworth filter with a passband edge ω_p is given by

Obvious y, a low-pass filter should rot have a transmission zero at $\omega = 0$ and similarly a high pass filter should not have a transmission zero at $\omega = \infty$.

The Batters orth filter approximation is not ed after S. Butterworth a British engineer who in 1731 was among the first to employ it.

0




Figure 16.8 The magnitude response of a Butterworth filter

$$|T(j\omega)| = \frac{1}{\sqrt{1 + \epsilon^2 \left(\frac{\omega}{\omega_p}\right)^{2N}}}$$
O
$$|T(j\omega)| = \frac{1}{\sqrt{1 + \epsilon^2 \left(\frac{\omega}{\omega_p}\right)^{2N}}}$$

$$|T(j\omega_p)| = \frac{1}{\sqrt{1+\epsilon^2}}$$
 Thus the parameter ϵ determines the maximum variation in a parameter ϵ

Thus the parameter ϵ determines the maximum variation in passband transmission, $t_{\rm rat}$ according to

$$A_{\max} = 20 \log \sqrt{1 + \epsilon^2}$$

Conversely, given A_{max} , the value of ϵ can be determined from

$$\epsilon = \sqrt{10^{A_{\text{max}} \times 10} - 1}$$

Observe that in the Butterworth response the maximum deviation in passband transit suctions the ideal value of unity) occurs at the passband edge or ly. It can be shown that the not 2V. I derivatives of 7 relative to m are zero at m 10 [see Van Valkenburg (1980). Insproperty makes the Butterworth response very flat near m 10 and gives the response the name maximally flat response. The degree of passband flatness increases as the order Visincrease as can be seen from Fig. 16.9. This figure indicates also that, as should be expected, as the order Visincreased the filter response approaches the ideal brick wall type of response.

At the edge of the stopband $\omega = \omega$, the attenuation of the Batterworth filter can be obtained by substituting $\omega = \omega$ in Eq. (16.11). The result is given by

$$A(\omega_s) = -20 \log[1/\sqrt{1 + \epsilon^2 (\omega_s/\omega_p)^{2N}}]$$

$$= 10 \log[1 + \epsilon^2 (\omega_s/\omega_p)^{2N}]$$
(10.5)




Figure 16.9 Michael de response or latte e a mer els construction la statisticame de increases, the response approaches the ideal brick-wall type of transmission

This equation can be used to determine by item order required which is the lowest integer value of V that yields 400 in Then

The natural modes of all 7th order Batterworth filter can be determined from the graphreal construction shown in Fig. 16 10co. Observe that the natural modes lie or a circle of rad us $o(\epsilon)$ and are spaced by equal angles of π/N , with the first mode at an angle # 25 Form the +/@ axis. Since the return modes as have equal reduce distance from the or ρ in they do have the same frequency ω_{s} (ω (1) ϵ) in gure 46 10(b) (ϵs), and (d) shows the natural modes of Butterworth filters of order V = 2/3 and 4 respectively. Once the Ametical modes popular sign have been found it e transfer function can be written is

$$I(x) = \frac{K\sigma^{x}}{(x-p)(x-p)} \qquad (1616) \quad \textbf{0}$$

where A is a constant equal to the required degain of the filter

To summarize, to find a Butterwo th transfer function that meets transmission specifications of the form in Fig. 16.3 we perform the following procedure

- 1. Determine ϵ from eq. (16.14)
- 2. Use Eq. 16.15) to determine the required filter order as the lowest integer value of V that results in $A(\omega_s) \cong A_{m,r}$
- 3. Use Fig. (6.1)(a) to determine the Vinatural modes
- 4 1 Sc Eq. 16 16) to determine I(s)




Figure 16.10. Graphical construction for determining the poles of a Butterworth filter of order V. All the poles I can the ethblish the siplane on a circle of radius $\omega_0 = \omega_p(1/\epsilon)^{1/N}$, where ϵ is the passband deviation parameter ($\epsilon = 1/10^{1/N}$) (a) the cethblish case; (b) N = 2; (c) N = 3; (d) N = 4.

Learnple 15.1

Find the Butterworth transfer function that meets the following low-pass filter specifications $f_s = 10$ kHz, $A_{\text{min}} = 15$ kHz, $A_{\text{min}} = 25$ dB, dc gain = 1.

Solution

Substituting $A_{max}=1$ dB into Eq. (16.14) yields $\epsilon=0.5088$ Equation (16.15) is then used to determine the lifter order by trying various values for V. We find that V=8 yields $A(\omega_s)=22.3$ dB and V=9 gives 25.8 dB. We thus select N=9




Figure 16 11 Poles the noth the Barra me still the con-

Ligare 15 11 shows the graphical constrict in for externating the poics. The noice all nove the same 'requency $\omega = \omega(1/\epsilon)$ ' $-\pi + 0.50$ (1/0.5088), $-\epsilon^{-1/4} = 0.5$ rate. The fisting is prois given by

$$p = \omega = \cos 80 + \sin 80 + \cos 60 = 0.136 + 0.98481$$

Combining r with its complex conjugate p_0 yields the factor is $+30.442m + n_0$ in the decompanion of the transfer function. The same can be dere for the other complex poles, and the complete transfer function is obtained using Eq. (16.16),

$$I(s) = \frac{\omega_{i}}{(s + \omega_{0})(s^{2} + s1.8794\omega_{0} + \omega_{0})(s^{2} + s1.8794\omega_{0} + \omega_{i})} + (6.17)$$

$$= \frac{1}{(s^{2} + s\omega_{i} + \omega_{i})(s^{2} + s0.3472\omega_{i} + \omega_{i})}$$

16.3 2 The Chebyshev Filter

I have 16.12 shows representative transmission functions for Chebyshev⁴ fillers of even and odd orders. The Chebyshes, filter exhibits an equiripple response in the passband and a corotonically decreasing transmission in the stepband. Whose the sold-order filter has I(0)=1, the even-order liber exhibits its maximum magnitude deviation at m=0. In both

Named after the Russ an mathematician P. L. Chebyshey who in 1899 used these he chens in of identify the construction of steam engines




Figure 16.12 Sketcles of the transmission claracteristics of representative (a) even order and (b) odd order chemister their

cases the total number of passband maxima and minima equals the order of the filter VAI the transmission zeros of the Chebyshev filter are at $\omega=\star$, making it an all-pole filter

The magnitude of the transfer function of an λ th order (hebyshev filter with a passband edge (ripple bandwidth) ω_p is given by

$$T(i\omega)| = \frac{1}{\sqrt{1 + \epsilon^2 \cos^2[N \cos^{-1}(\omega/\omega_p)]}} \quad \text{for } \omega \le \omega$$
 (615)

$$|T(j\omega)| = \frac{1}{\sqrt{1 + \epsilon^2 \cosh^2[N \cosh^{-1}(\omega/\omega_p)]}} \quad \text{for } \omega < \omega_p$$
 (16.19)

At the passband edge, $\omega = \omega_p$, the magnitude function is given by

$$|T(j\omega_p)| = \frac{1}{\sqrt{1+\epsilon^2}}$$

Thus, the parameter - determines the passband ripple according to

$$A_{\max} = 10 \log(1 + \epsilon^2)$$
 (16.20)

Conversely, given A_{\max} , the value of ϵ is determined from

$$\epsilon = \sqrt{10^{A_{\text{max}}/10} - 1}$$
 (16.21)

The attenuation achieved by the Chebyshev filter at the stopband edge ($\omega - \omega_c$) is found using Eq. (16.19) as

$$A(\omega_s) = 10 \log[1 + \epsilon^2 \cosh^2(N \cosh^{-1}(\omega_s/\omega_p))]$$
 (16.22)

With the find of a calculater this equation can be used to determine the order V required to obtain a specified I_{cos} by finding the lowest integer value of V that yields $I(m_c) = I_{min}$. As in the case of the Butterworth filter, increasing the order N of the Chebyshev filter causes its magnitude function to approach the ide. I have wall low-pass response.

The poles of the Chebyshev filter are given by

$$p_{k} = -\omega_{p} \sin\left(\frac{2k-1}{N}\frac{\pi}{2}\right) \sinh\left(\frac{1}{N}\sinh^{-1}\frac{1}{\epsilon}\right)$$

$$+ j\omega_{p} \cos\left(\frac{2k-1}{N}\frac{\pi}{2}\right) \cosh\left(\frac{1}{N}\sinh^{-1}\frac{1}{\epsilon}\right) \qquad k = 1, 2, ..., N$$
(16.23)

Finally, the transfer function of the Chebyshev filter can be written as

$$T(s) = \frac{K \omega_p^{\vee}}{\epsilon \, 2^{N-1} (s - p_1)(s - p_2) \, \cdots \, (s - p_N)}$$
 (16.24)

where K is the dc gain that the filter is required to have.

To summarize given low pass transmission specifications of the type shown in Fig. 16.3 the transfer function of a Chebyshev filter that meets these specifications can be found as too lows:

- 1. Determine ϵ from Eq. (16.21)
- 2. Use Eq. (16.22) to determine the order required.
- 3. Determine the poles using Eq. (16.23)
- 4. Determine the transfer function using Eq. (16.24).

The Chebyshev filter provides a more efficient approxima ion than the Butterworth filter. Thus, for the same order and the same $4_{m/s}$, the Crebyshev filter provides greater stopband attenuation than the Butterworth filter. A ternatively, to meet identical specifications one requires a lewer order for the Crebyshev than for the Butterworth filter. This point will be illustrated by the following example.

Li imple 16.2

Find the Chebyshev transfer function that meets the same low-pass filter specifications given in Example 16.1 namely, $t_f = 10 \text{ kHz}$, $t_{\text{max}} = 1 \text{ dB}$, $t_s = 15 \text{ kHz}$, $t_{\text{min}} = 25 \text{ dB}$ dc gain. 1

Solution

Substituting $4_{max} = 1$ aB into Eq. (16.21) yields $\epsilon = 0.5088$. By trying various values for V in Eq. (16.22) we find that V = 1 yields $\beta(\omega_0) = 21.6$ dB and V = 5 provides 29.9 dB. We thus select V = 5. Recall that we required a ninth-order Butterworth filter to meet the same specifications in example 16.1.

The poles are obtained by substituting in Eq. (16.23) as

$$p_{\perp}, p_{s} = \omega_{\parallel} = 0.0895 \pm (0.9901)$$

$$p_2, p_4 \ge \omega_c = 0.2342 \pm j0.6149)$$

Example 16.2 continued

$$p_5 = \omega_p(-0.2895)$$

The transfer function is obtained by substituting these values in Eq. (16.24) as

$$T(s) = \frac{\omega_p^s}{8.1408(s + 0.2895\omega_p)(s^2 + s0.4684\omega_p + 0.4293\omega_p^2)}$$
(16.25)

$$\times \frac{1}{s^2 + s0.1789 \omega_p + 0.9883 \omega_p^2}$$

where $\omega_p = 2\pi \times 10^4$ rad/s.

- D16 6 Determine the order V of a Butterworth filter for which $A_{\text{max}} = 1 \text{ dB}$, $\omega = \omega_r = 1.5$, and $4_{\text{min}} = 30 \text{ dB}$. What is the actual value of minimum stopband attenuation realized? If A_{min} is to be exactly 30 dB, to what value can A_{max} be reduced?

 Ans. N = 11; $A_{\text{min}} = 32.87 \text{ dB}$; 0.54 dB
 - 16.7 Find the natural modes and the transfer function of a Butterworth filter with $\omega_j = 1$ rad s, $4_{\text{max}} = 3 \text{ dB}$ ($\epsilon = 1$), and N = 3. Ans. $-0.5 \pm j\sqrt{3}/2$ and -1; $T(s) = 1/(s+1)(s^2+s+1)$
 - Observe that Eq. (16.18) can be used to find the frequencies in the passband at which |T| is at its peaks and at its valleys. (The peaks are reached when the $\cos^2(-)$ term is zero, and the valleys correspond to the $\cos^2(-)$ term equal to unity.) Find these frequencies for a fifth-order filter. Ans. Peaks at $\omega = 0$, $0.59\omega_p$, and $0.95\omega_p$, the valleys at $\omega = 0.31\omega_p$ and $0.81\omega_p$.
- D16.9 Find the attenuation provided at $\omega = 2\omega_p$ by a seventh order (hebyshev filter with a 0.5-dB passband ripple. If the passband ripple is allowed to increase to 1 dB, by how much does the stopband attenuation increase?

 Ans. 64.9 dB; 3.3 dB
- D16 10 It is required to design a low-pass filter having $t_t = 1 \text{ kHz}$, $t_{\text{max}} = 1 \text{ dB}$, $t_t = 1.5 \text{ kHz}$, $t_{\text{max}} = 50 \text{ dB}$ (a) Find the required order of a Chebyshev filter. What is the excess stopband attenuation obtained" (b) Repeat for a Butterworth filter.

Ans. (a) N = 8, 5 dB; (b) N = 16, 0.5 dB

16.4 First-Order and Second-Order Filter Functions

In this section, we shall study the simplest filter transfer functions, those of first and second order. These functions are useful in their own right in the design of simple filters. First- and second order filters can also be cascaded to realize a high-order filter. Cascade design is in fact one of the most popular methods for the design of active filters (those utilizing opamps and RC circuits). Because the filter poles occur in complex-conjugate pairs, a high-order transfer function I(s) is factored into the product of second-order functions. If I(s) is odd

there will also be a first-order function in the factorization. Each of the second-order functions [in I the first-order function when I to its odd] is then realized using one of the oplamp. RC circuits that well be stanted in his chapter and the resulting blocks are placed in cascade. If the output of each backs is taken at the output terminal of an oplamp where the impedance level is low (ideally zero), cascading dies not change the transfer functions of the measurable blocks. Thus the overall transfer to be took of the cascade is snaply the product of the transfer functions of the individual blocks, which is the original T(s).

16.4.1 First-Order Filters

The general first-order transfer function is given by

$$T(s) = \frac{a_1 s + a_0}{s + \omega_0} \tag{16.26}$$

This bilinear transfer function characterizes a first order fater with a not at all mode at $s=\omega$, a ransmission zero at $s=\omega$, a cand a high-frequency gain that approaches a. The numer ator coefficients a, and a, determine the type of filter regular ways high pass etc.) Some special cases together with passive (Rt.) and active top any RC i realizations are shown in Fig. 16.13. Note that the active realizations provide considerably more reasonable, than their passive counterparts, in many cases the gain can be set to a desired value and some transfer function parameters can be adjusted without affecting others. The output impedance of the active circuit is also very low making caseading easily possible. The optimp however limits the high-frequency operation of the active circuits.

An important special case of the first order filter function is the all-pass filter shown in Fig. 16.14. Here, the transmission zero and the natural mode are symmetry with respect to the tive to the two axis. (They are said to display morror in the symmetry with respect to the two axis.) Observe that although the transmission of the all pass filter is (totally) constant at all frequencies its phase shows frequency selectivity. All pass filters are used is phase shifters and in systems that require phase shaping (e.g., in the design of circuits called delan equalities), which cause the overall time derivot a transmission system to be constant with frequency).

EXERCISES

D16.11 Using $R_1 = 10 \text{ k}\Omega$ design the optimp RC circuit of Fig. 6.13(b) to realize a high pass filter with a corner frequency of 10^4 rad/s and a high-frequency gain of 10.


Ans. $R_2 = 100 \text{ k}\Omega$; $C = 0.01 \text{ }\mu\text{F}$

D16.12 Design the up amp. RC circuit of Fig. 16.14 to realize an all pass filter with a 90 phase shift a 10³ rad/s. Select suitable component values.

Ans. Possible choices: $R = R_1 = R_2 = 10 \text{ k}\Omega$; $C = 0.1 \text{ }\mu\text{F}$

16.4.2 Second-Order Filter Functions

The general second order (or biquadratic) if Iter carster function is usually expressed in the standard form






Figure 1614 monds at part of




Figure 16.15 Definition of the parameters ω_h and Q of a pair of complex-conjugate poles

$$T(s) = \frac{a_2 s^2 + a_1 s + a_0}{s^2 + (\omega_0/Q)s + \omega_0^2}$$
 (1627)

where ω_0 and Q determine the natural modes (poles) according to

$$p_1, p_2 = -\frac{\omega_0}{2Q} \pm j \omega_0 \sqrt{1 - (1/4Q^2)}$$
 (16.28)

We are usually interested in the case of complex-conjugate natural modes obtained for $Q \approx 0.5$ Figure 16.15 sh wis the location of the pair of complex conjugate poles in the splane Observe that the radial distance of the natural modes (from the origin) is equal to ω_0 , which is known as the **pole frequency**. The parameter Q determines the distance of the poles from the $i\omega$ axis, the nighter the value of Q the closer the poles are to the $i\omega$ axis, and the more selective the fixter response becomes. An infinite value for Q locates the poles on the $i\omega$ axis and carrying sustained oscillations in the circuit realization. A negative value of Q implies that the poles are in the right half of the sphane, which certainly produces oscillations. The parameter Q is called the **pole quality factor**, or simply, **pole Q**.

The transmission zeros of the second-order filter are determined by the numerator coefficients, a_0 , a_1 , and a_2 . It follows that the numerator coefficients determine the type of second order filter function (i.e., I.P. HP, etc.). Seven special cases of interest are illustrated in Fig. 16.16. For each case we give the transfer function, the v-plane locations of the transfer function singularities, and the magnitude response. Circuit realizations for the various second-order filter functions will be given in subsequent sections.

All seven special second order filters have a pair of complex-conjugate natural modes characterized by a frequency ω_0 and a quality factor Q.

In the low pass (LP) case, shown in Fig. 16 16(a), the two transmission zeros are it is. The magnitude response can exhibit a peak with the details indicated it can be shown that the peak occurs only for $Q>1/\sqrt{2}$. The response obtained for $Q=1/\sqrt{2}$ is the Butterworth, or maximally flat, response.

The high pass (HP) function shown in Fig. 16 16(b) has both transmission zeros at x = 0 (dc). The inagnitude response shows a peak for Q > 1 = 2, with the details of the response a indicated. Observe the duality between the LP and HP responses.

Next consider the bandpass (BP) filter function shown in Fig. 16.16(c). Here, one transmission zero is at s = 0 (dc), and the other is at s = 0. The magnitude response peaks at $w = \omega_h$. Thus the **center frequency** of the bandpass filter is equal to the pole frequency ω_h . The selectivity of the second order bandpass filter is usually measured by its 3 dB bandwidth. If s

is the difference between the two frequencies ω_1 and ω_2 at which the magnitude response is 3 dB below its maximum value (at ω_0). It can be shown that

$$\omega_1. \ \omega_2 = \omega_0 \sqrt{1 + (1/4Q^2)} \pm \frac{\omega_0}{2Q}$$
 (16.29)

Thus,

$$BW = \omega_2 - \omega_1 = \omega_0/Q \tag{16.30}$$

Observe that as Q mirrorses, the bandwidth decreases and the bandper later becomes nonselective

If the transmission zeros are located in the job sits at the complex confugite live field for then the magnitude esponse exhibits renoticism is constant $w \in \mathbb{R}^n$ is a notehood zmagnature response occur in to the and to seknolyn as the notch frequency. In each ses or the second order mutch litter are passive the regular in chook a nee when it is (Fig. 16.16d), the low-pass notch, obtained when $\omega_n \cdot \omega_0$ (Fig. 16.16e), and the high-pass notch, obtained when any and this follows the relater's inface to verify the response details given in these figures (a rather tedious task, thought). Observe that in all notch cases, the transmission at de and at the istanted has a subscause there are not transmission zeros at either y = 0 or $y = \infty$.

The last special case of interest is the all-pass (AP) filter which is a rectensive and Task trited in Fig. 16 1(1g). Here the two transmission zeros me in the right left of the sip me it the marror image, och ons of the poles of his sallicense for a pass functions of air order.) The magnitude response of the all pass farction is constant over all frequencies, the flat gain as it is called, is in our case equal to a. The focuency selectivity of the oil pass function is in its phase response.

16.13 For a maximally flat second order low pass filter (Q = 1, 2), show that at er = er the magnitude tude response is 3 dB below the value at dc.

16.14 Cove the transfer function of a second order bandpass filter with a center frequency of 10° rad star center-frequency gain of 10, and a 3-dB bandwidth of 103 rad/s.


Ans.
$$T(s) = \frac{10^4 s}{10^{10} + 10^{10}}$$

16.15 (a) For the second-order notch, anction with m, and show that for the attenuation to be greater than A dB over a frequency band BB'_a , the value of Q is given by

$$Q \le \frac{\omega_0}{BW_a \sqrt{10^{A \times 10}} -}$$

(11 m 1 irst, show that any two frequencies on and on, at which |T| is the same, are related by ar(a), a_{ij} , b_{ij} (so the result of (a) to show that the valid bandwidth is $ar_{ij}(Q)$ is indicated in Lig. 16 16td

16.16 Consider a low-pass no cli with $\omega_0 = 1$ rad s, Q = 0, $\omega_0 = 1.2$ rad s, and a degen of unity. Find the frequency and magritude of the transmission peak. Also find the high-frequency transmission Ans. 0.986 rad/s; 3.17; 0.69






Figure 16.16 (continued)

16.5 The Second-Order LCR Resonator

In this section we shall study the second-order I () resenator shown in Fig. 16 (7ca). The use of this resonator to derive circuit real zations for the various second order filter functions will be demonstrated. It will be shown in the next sect or that replacing the inductor I by a sin ulated inductance obtailed using an optanip RC circuit results in an optimp. RC resonctor The latter forms the basic of an important class of active RC of Item to be studied in Section 16 6

16.5.1 The Resonator Natural Modes

The natural modes of the parallel reschance creat of Eg. 16.1% incan be determined by applying an exertation that december much included state her of the arbital two possible ways of exciting the circuit a coshow rim Lip 16 1"(b) and (c) In Fig. 61" b, the resonator is excited with a current source / connected in particle. Since last states the natural to poince cha encurt is concerned, an independent ideal current source in equivalent to an open circuit the excitation of Fig. 16.17(b) does not alter the natural structure of the resonator. Thus the circuit in Fig. 16.17(b) can be used to determ neither attiral modes of the resonator by simply finding the poles of any response function. We can for distance take the voltage of across the resonator as the response and thus obtain the response function 3 / / / where / is the impedance of the parallel resonance circuit. It is obviously more convenient folieves to work in terms of the admittance Y; thus,

$$\frac{1}{I} = \frac{1}{1} = \frac{1}{(1/sL) + sC + (1/R)}$$


$$= \frac{s/C}{s^2 + s(1/CR) + (1/LC)}$$
(6.31)

Equating the denominator to the standard form (s + s)(a) = (t) + cr leads to

$$\omega_{\rm c} = 1/L \epsilon \tag{16.52}$$

and

$$\boldsymbol{\omega} = Q - 1 - CR \tag{16.13}$$



* quire 16.17 (iii) The second-order parallel I CR resolutor (b, e) Iwa ways of exciting the resolutor of (a) without change to " and it structure is conator poles are those poles of 4% and 4% 4

Thus.

$$\omega_0 = 1/\sqrt{LC}$$

$$Q = \omega_0 CR$$
(16.34)

These expressions should be familiar to the reader from studies of parallel resonance or in introductory courses on circuit theory.

An alternative way of exciting the parallel LCR resonator for the purpose of determing its natural modes is shown in Fig. 16.17(c). Here, node x of inductor L has been discornected from ground and connected to an ideal voltage source 1. Now, since as far as he natural response of a circuit is concerned, an ideal independent voltage source is equivalent to a short circuit, the excitation of Fig. 16.17(c) does not alter the natural structure of the resonator. Thus we can use the circuit in Fig. 16.17(c) to determine the natural modes of the excitation. These are the poles of any response function. For instance, we can select it is the response variable and find the transfer function. The reader can easity verify that this will lead to the natural modes determined earlier.

In a design problem, we will be given ω_0 and Q and will be asked to determine t and R. Equations (16.34) and (16.35) are two equations in the three unknowns. The available degree of freedom can be utilized to set the impedance level of the creuit t, value that results in practical component values.

16.5.2 Realization of Transmission Zeros

Having selected the component values of the LCR resonator to realize a given pair of compose conjugate natural modes, we now consider the use of the resonator to realize a desired that type (e.g., LP, HP, etc.). Specifically, we wish to find out where to inject the input we tage signal 1 so that the transfer function 1. 1 is the desired one. Toward that end, note that in the resonator circuit in Fig. 16.17(a), any of the nodes labeled x, x, or z can be disconnected from ground and connected to 1, without altering the circuit's natural modes. When this is done, the circuit takes the form of a voltage divider, as shown in Fig. 16.18(a). Thus the transfer function realized is

$$T(s) = \frac{V_o(s)}{V_i(s)} = \frac{Z_2(s)}{Z_1(s) + Z_2(s)}$$
(16.36)

We observe that the transmission zeros are the values of s at which $Z_3(s)$ is zero provae $Z_1(s)$ is not simultaneously zero, and the values of s at which $Z_3(s)$ is infinite provide $Z_2(s)$ is not simultaneously infinite. This statement makes physical sense. The output will be zero either when $Z_3(s)$ behaves as a short circuit or when $Z_1(s)$ behaves as an open circuit fittice is a value of s at which both Z_3 and Z_3 are zero, then V_3 will be finite and no transmission zero is obtained. Similarly, if there is a value of s at which both Z_1 and Z_2 are infinite, then V_0/V_1 will be finite and no transmission zero is realized.

16.5.3 Realization of the Low-Pass Function

Using the scheme just outlined, we see that to realize a low-pass function, node v is deconnected from ground and connected to I_{ij} , as shown in Fig. 16.18(b). The transmission zeros of this circuit will be at the value of v for which the series impedance becomes infinite t is t which the shunt impedance becomes zero (1–[v(t)] becomes zero at v=v). Thus this circuit has two transmission zeros.




Figure 16.18 Real zation of various second order other functions using the LER resonator of Eq. (a) control structure (b) LP (e) HP, (d) RP (e) not a structure (f) contained (g) LPN ($\alpha = m + (h)$ PN is $\alpha = \infty$, (i) HPN ($\alpha = \alpha + 1$)

at $y = \infty$, as an LP is supposed to. The transfer function can be written either by inspection or by using the voltage divider rule. Following the latter approach, we obtain

$$T(s) = \frac{V_o}{V_i} = \frac{Z_2}{Z_1 + Z_2} = \frac{Y_1}{Y_1 + Y_2} = \frac{1/sL}{(1/sL) + sC + (1/R)}$$

$$-\frac{1/LC}{s^2 + s(1/CR) + (1/LC)}$$
(16.37)

16.5.4 Realization of the High-Pass Function

To realize the second-order high-pass function, node v is disconnected from ground and connected to I_0 , as shown in Fig. 16-18(c). Here the series capacitor introduces a transmission zero at v=0 (dc), and the shunt inductor introduces another transmission zero at v=0 (dc). Thus, by inspection, the transfer function may be written as

$$T(s) = \frac{V_o}{V_i} = \frac{a_2 s^2}{s^2 + s(\omega_0/Q) + \omega_0^2}$$
 (16.38)

where ω_0 and Q are the natural mode parameters given by Eqs. (16.34) and (16.35) and α_2 is the high-frequency transmission. The value of α_2 can be determined from the circuit by observing that as s approaches so the capacitor approaches a short circuit and F_0 approaches V_0 , resulting in $\alpha_2 = 1$.

16.5.5 Realization of the Bandpass Function

The bandpass function is realized by disconnecting node z from ground and connecting it to I, as shown in Fig. 16.18(d). Here the series impedance is resistive and thus does not introduce any transmission zeros. These are obtained as follows. One zero at v = 0 is realized by the shunt inductor, and one zero at $v = \infty$ is realized by the shunt capacitor. At the center frequency ω_0 , the parallel LC-tuned circuit exhibits an infinite impedance, and thus no current flows in the circuit. It follows that at ω_0 , ω_0 , $U_0 = U_0$. In other words, the center-frequency gain of the bandpass filter is unity. Its transfer function can be obtained as follows:

$$T(s) = \frac{Y_R}{Y_R + Y_L + Y_C} = \frac{1/R}{(1/R) + (1/sL) + sC}$$

$$= \frac{s(1/CR)}{s^2 + s(1/CR) + (1/LC)}$$
(16.39)

16.5.6 Realization of the Notch Functions

To obtain a pair of transmission zeros on the $I\omega$ axis, we use a parallel resonance circuit in the series arm, as shown in Fig. 16.18(e). Observe that this circuit is obtained by disconnecting both nodes x and y from ground and connecting them together to I_x . The impedance of the LC circuit becomes infinite at $\omega = \omega_0 = 1/\sqrt{I/C}$, thus causing zero transmission at this frequency. The shunt impedance is resistive and thus does not introduce transmission zeros. It follows that the circuit in Fig. 16.18(e) will realize the notch transfer function.

$$T(s) = \alpha_2 \frac{s^2 + \omega_0^2}{s^2 + s(\omega_0/Q) + \omega_0^2}$$
 (16.40)

The value of the high trequency $e \sin a_i$ can be found from the circuit to be unity

To obtain a notch filter realization in which the notch frequency ϕ_n is arb transly placed relative to m_0 , we adopt a largation on the seleme above. We still use a parallel by circuit in the series branch, as shown in Fig. 16 18(f) where I and C are selected so that

$$L_1 C_1 = 1 / \omega_n^2 \tag{16.41}$$

Thus the L_1C_1 tank circuit will introduce a pair of transmission zeros at $\pm i\omega_n$, provided the L_2C_2 tank is not resonant at ω_n Apart from this restriction, the values of L_2 and C_2 must be selected to ensure that the natural modes have not been altered; thus,

$$C_1 + C_2 = C {16.42}$$

$$L_1||L_2 = L \tag{16.43}$$

In other words, when I is replaced by a short-circuit, the circuit sould reduce to the one hal LCR resonator. Another way of thinking about the irecit of Lig. 19 18(1) is that this obtained from the original LCR resonator by all ag part of a and part or cold ground and connecting them to V_{μ}

It should be noted that in the circuit of Fig. 16 18(f), fix dies not introduce a zero at s to because at s to the Little circuit also has every linear city to the circuit reduces to an inductive voltage divider with the de transmission being $I = I_1 + I_2$). Similar comments can be made about Cy and the facilitatic coes in, in roduce a zero at significant

The LPN and HPN filter realizations are special cases of the general notch circuit of Fig. 16.18(f). Specifically, for the LPN,

$$\omega_n > \omega_0$$

and thus

$$L_1C_1 < (L_1 || L_2)(C_1 + C_2)$$

This condition can be satisfied with I_2 eliminated (i.e., $I_2 \rightarrow \text{ and } I_3 = I$), resulting in the I PN circuit in Fig. 16 (8cg). The transfer function can be written by inspection as

$$T(s) = \frac{V_0}{V} = a_2 \frac{s^2 + \omega_0^2}{s^2 + s(\omega_0/Q) + \omega_0^2}$$
 (16.44)

where $\omega_i = 1/4C/\omega_i = 1/4(C_1 + C_2)$, $\omega_i = Q - 1/4(R_1)$ and a_2 is the high frequency gain. From the circuit we see that as $x \to \infty$, the circuit reduces to that in Fig. 16 18(h), for which

$$\frac{V_o}{V_i} = \frac{C_1}{C_1 + C_2}$$

Thus,

$$a_2 = \frac{C_1}{C_1 + C_2} \tag{16.45}$$

To obtain an HPN realization we start with the circuit of Fig. 16 18(1) and use the fact that $\omega_n < \omega_0$ to obtain

$$L_1C_1 > (L_1||L_2)(C_1 + C_2)$$

which can be satisfied while selecting $C_2 = 0$ (i.e., $C_1 = C_2$). Thus we obtain the reductional shown in Fig. 16-18(1). Observe that as $x \to \infty$. Lapproaches Land thus the harmonic frequency gain is unity. Thus, the transfer function can be expressed as

$$T(s) = \frac{V_o}{V_i} = \frac{s^2 + (1/L_1C)}{s^2 + s(1/CR) + [1/(L_1||L_2)C]}$$
(1646)

16.5.7 Realization of the All-Pass Function

The all-pass transfer function

$$T(s) = \frac{s^2 - s(\omega_0/Q) + \omega_0^2}{s^2 + s(\omega_0/Q) + \omega_0^2}$$
(16.47)

can be written as

$$T(s) = 1 - \frac{s2(\omega_0/Q)}{s^2 + s(\omega_0/Q) + \omega_0^2}$$
(164)

The second term on the right hand side is a bandpass function with a center frequency gain of 2. We already have a bandpass circuit (Fig. 16-18d), but with a center-frequency gain of tunity. We shall therefore attempt an all-pass realization with a flat gain of 0.5, that is,

$$T(s) = 0.5 - \frac{s(\omega_0/Q)}{s^2 + s(\omega_0/Q) + \omega_0^2}$$

This function can be realized using a voltage divider with a transmission ratio of 0.5 together with the bandpass circuit of Fig. 16.18(d). To effect the subtraction, the output of the ill-pass circuit is taken between the output terminal of the voltage divider and that of the bandpass filter, as shown in Fig. 16.19. Unfortunately, this circuit has the disadvantage of accing a common ground terminal between the input and the output. An opening RC realization of the all-pass function will be presented in the next section.

EXERCISES

16.17 Use the circuit of Fig. 16 18(b) to realize a second-order low-pass function of the maximally llat type with a 3-dB frequency of 100 kHz.

Ans. Selecting $R = 1 \text{ k}\Omega$, we obtain C = 1125 pF and L = 2.25 mH.

16.18 Use the circuit of Fig. 16.18(e) to design a notch filter to eliminate a bothersome power-supply hum at a 60-Hz frequency. The filter is to have a 3 dB handwidth of 10 Hz (i.e., the attenuation is greater than 3 dB over a 10 Hz band around the 60-Hz center frequency, see Exercise 16.15 and Fig. 16.16d). Use $R = 10 \text{ k}\Omega$

Aris. C 1.6 μ F and L = 4.42 H. Note the large inductor required. This is the reason passive litters are not practical in low-frequency applications.)




Figure 16.19 Realization of the second-order all pass transfer function using a voltage divider and an LCR resonator

16.6 Second-Order Active Filters Based on Inductor Replacement

In this section, we study a family of opiamp RC in other translate the latious second order. They translate the circuits are based on all opiamp PC resolution and by replacing the inductor I in the LCR resonator with a loop imp RC core that has an inductor carput impedance.

16.6.1 The Antoniou Inductance-Simulation Circuit

Over the years in any optamp RC circuits have been proposed or sinch ting the operation of an inductor. Of these one circuit inverted by A. Antendoir (see Antoniou 1969) has preved to be the "best" By thest, we mean that the operation of the circuit is very tolerant of the nomideal properties of the optamps, in particular their finite unit and bundwidth Lapar of COO as shows the Antoniou inductance is millation calcuit. If the circuit is fed at as imput thode. In with a voltage source Exact the input current is denoted for their for ideal optamps the input impedance can be shown to be

$$Z_{in} = V_1/I_1 = sC_4R_1R_3R_5/R_2 \tag{16.49}$$


which is that of an inductance L given by

$$L = C_4 R_1 R_3 R_5 / R_2 ag{16.50}$$

Figure 16.20(b) shows the analysis of the circuit assuming that the cp. imps are ideal and thus that a circuit short circuit appears between the two input terminals of eich op amp, and assuming also that the input currents of the op amps are zero. The analysis begins at rode 1, which is assumed to be fed by a voltage source V and proceeds step by step, with the order of the steps indicated by the circled numbers. The result of the analysis is the expression shown for the input current I_1 from which Z_n is found

The design of this eigent is usually based on selecting $R_1 + R = R + R_2 = R$ and $C_4 = C$ which leads to $L = CR^2$. Convenient values are then selected or C and R to yield the

Andreas Automon's a Canadian academic, currently (2019) a new Leon the factory of Colombia.








Figure 16.20 (a) The Antoniou inductance-simulation circuit (b) Analysis of the circuit assuming idea op amps. The order of the analysis steps is indicated by the circled numbers.

desired inductance value L. More details on this circuit and the effect of the nonidealities of the op amps on its performance can be found in Sedra and Brackett (1978).

16.6.2 The Op Amp-RC Resonator

Figure 16.21(a) shows the LCR resonator we studied in detail in Section 16.5 Replacing the inductor L with a simulated inductance realized by the Antoniou circuit of Fig. 16.21(a) results in the op amp-RC resonator of Fig. 16.21(b). (Ignore for the moment the additional








Figure 16.21 (a) An LicR resonator (b) A rop amp. RC resonal or obtained by replacing the inductor in the LCR resonator of (a) with a simulated inductance realized by the Antlinian circuit of Election (c) Implementation of the bifter amplifier K

amplifier drawn with broken lines.) The circuit of Fig. 16.21 b) is a second-order resonator having a pole frequency.

$$\omega_{C} = 1 \sqrt{IC_{0}} + 1 \sqrt{C_{0}C_{0}RR_{0}R_{0}R_{0}R_{0}}$$
 (6.51)

where we have used the expression for I given in Eq. (16.50). The pole Q factor can be obtained using the expression in Eq. (16.35) with $C = C_0$ and $R = R_0$, thus, $Q = \omega_0 C_0 k_0$. Replacing ω_0 by the expression in Eq. (16.51) gives

$$Q = \omega_0 C_6 R_6 = R_6 \sqrt{\frac{C_6}{C_4} \frac{R_2}{R_1 R_3 R_5}}$$
 (16.52)

Usually one selects $C_4 = C_6 = C$ and $R_1 = R_2 = R_3 = R_5 = R$, which results in

$$\omega_0 = 1/CR \tag{16.53}$$

$$Q = R_6 / R \tag{16.54}$$

Thus, if we select a practically convenient value for C, we can use Eq. (16.53) to determine the value of R to realize a given ω_0 , and then use Eq. (16.54) to determine the value of R_c realize a given Q.

16.6.3 Realization of the Various Filter Types

The op amp. Rt. resonator of Fig. 16.21(b) can be used to generate circuit realizations of the various second-order filter functions by following the approach described in detail in Section 16.5 in connection with the ECR resonator. Thus to obtain a bandpass fanct in we disconnect node a from ground and connect it to the signal source ! A aign-pass function is obtained by injecting I to node i. To realize a low-pass function using the LCR resonator, the inductor terminal v is disconnected from ground and connected to a The corresponding node in the active resonator is the node at which R_s is connected to ground," labeled as node v in Fig. 16.21(b). A regular notch function (0), - 00 is obtained by feeding 1 to nodes vand v In all cases the output can be taken as the voltage across the resonance circuit. 1. However, this is not a convenient node to use as the filter output terminal because connecting a load there would change the filter characteristics The problem can be solved easily by utilizing a buffer amplifier This is the amplifier of gain A, drawn with broken lines in Fig. 16.21(b). Figure 16.21(c) shows how this amp fier can be simply implemented using an op-amp connected in the noninverting configuration. Note that not only does the amplifier K buffer the output of the filter but tax allows the designer to set the filter gain to any desired value by appropriately selecting the value of K.

Figure 16.22 shows the various second-order filter circuits obtained from the resenator of Fig. 16.21(b). The transfer functions and design equations for these circuits are given a Table 16.1. Note that the transfer functions can be written by analogy to those of the LUR resonator. We have already commented on the LP, HP, BP, and regular notch circuits given in Fig. 16.22(a) to (d). The LPN and HPN circuits in Fig. 16.22(e) and (f) are obtained by

This point might not be obvious! The reader, however, can show by direct analysis that when Γ is led to this node, the function V_p/V_1 is indeed low pass.

direct analogy to their LCR counterparts in Fig. 16.18(g) and (i) respectively The all pass circ nit in Fig. 16 22(,) however, deserves some explanation

16.6.4 The All-Pass Circuit

From Eq. (16.48) we see that are the pass furction with a flat date of anity can be written as

$$AP = 1 - (BP \text{ with a center-frequency gain of 2})$$
 (16.55)

Two circuits whose transfer functions are related in this fashion are said to be complementary. Thus the all-pass circuit with unity flat gain is the complement of the bandpass circuit with a center-frequency gain of 2. A simple procedure exists for obtaining the complement of a given linear circuit: Disconnect all the circuit nodes that are connected to ground and connect them to V_{ν} and disconnect all the nodes that are connected to V_{ν} and connect them to transfer function is the complement of that of the original circuit

Returning to the problem at hard, we first on the countries to Menteredize a BP with a gain of 2 by singry selecting K in mean iplementing me buffer in police with the exert of Fig. 16 Meanwith and Medical interchainse aportain around and thus amonthe ail pess circuit of Fig. 16.22(g),


finally in addition to be resimple to design the circ ats in Explosion Symbit exposent performance. They can be used on their own ta realize second order their timenous or they can be cascaded to implement high-order filters


FILE

- D16 19. Use the arcent of Fig. In 22(c) to design a second order hardpass filter with a center frequency of 10 kHz a 3 dB handwidth of 50 Hz and preenter frequency pair of 10 Use 11.2 rd **Ans.** $R_1 - R_2 - R_3 - R_5 - 13.26 \text{ k}\Omega$, $R_6 = 265 \text{ k}\Omega$, $C_4 = C_6 = 1.2 \text{ nF}$; K = 10, $r_1 = 10 \text{ k}\Omega$, $r_2 = 1.2 \text{ nF}$ $90 \text{ k}\Omega$
- D16.20 Realize the Chebyshev filter of Example 16.2 whose transfer function is in error Eq. (16.28) as the discade connection of three circuits, wo of the type shown in Fig. 6.2, (a) and one first order aplamp, RC circuit of the type shown in Eq. (6.18ta). Note that you can make the decision of alsections equal to unity. Do so, Use as many 10-kΩ resistors as possible.

Ans. First order section R₁ = R₂ = 10 kΩ C = 5.5 oF second order section with $\omega_0 = 4.11^{-6}$. 10° rad s and $Q = 1.4 R_1 - R_2 - R_3 - R_4 - 10 \times \Omega - R_6 - 14 \times \Omega + C_4 - C_6 - 2.43 \times R_7 - C_9 = 0$ second order section with $\omega_0 = 6.46 \times 10^4$ rad/s and $Q_{\odot} \approx 86 \ R_{\odot} = R_{\odot} = R_{\odot} = 10 \ k\Omega / k_{\odot}$ 55.6 k Ω , $C_4 = C_6 = 1.6$ nF, $r_1 = \infty$, $r_2 = 0$

More about complemen ary circuits will be presented later in contract or with Fig. 6. 1









Figure 16.22 Realizations for the various second order filter functions using the opamp. Rt. resonator of Fig. 16.21(b). (a) LP. (b) HP. (c) BP. The circuits are based on the LCR circuit in Fig. 16.18. Design considerations are given in Table 16.1.



continued) (d) North at its (e) (PX) of ma (f) HPX (max) Figure 16 22




Figure 16.22 (continued) (g) All pass.

Circuit	Transfer Function and Other Parameters	Desgrifantion
Resonator Fig. 16 21(b)	$\omega_0 = 1/\sqrt{C_4 C_6 R_1 R_3 R_5 / R_2}$	C ₄ = C ₂ = C practice call
	$Q = R, \frac{C}{CR} \frac{R}{RR}$	$R \parallel R \parallel R \parallel R = F \omega t$
	$\mathcal{L} = \frac{\kappa_{f_{1}}}{\sqrt{\epsilon_{1}}R} \overline{R} \overline{R} R$	$R_i = \psi \cdot \omega_i$
Low-pass (LP) Fig. 16.22(a)	$T(s) = \frac{KR_2/C_4C_6R_1R_3R_5}{s^2 + s\frac{1}{C_6R_6} + \frac{R_2}{C_4C_6R_1R_3R_5}}$	A DC van
High-pass (HP) Fig. 16.22(b)	$T(s) = \frac{\lambda}{s^2 + s \frac{1}{C_6 R_6} + \frac{R_2}{C_4 C_6 R_1 R_3 R_5}}$	K thigh-trequency gain
Bandpass (BP) Fig. 16.22(c)	$T(s) = \frac{Ks/C_6R_6}{s^2 + s\frac{1}{C_R} + \frac{R_2}{C_AC_RR_R}}$	A + Center frequency san
Regular notch (N) Fig. 16.22(d)	$T(s) = \frac{K[s^2 + (R_2/C_4C_6R_1R_3R_5)]}{s^2 + s\frac{1}{C_1R_1} + \frac{R_2}{C_4C_4R_1R_3R_5}}$	$K = E_{\rm c} w_{\rm c}$ and high-frequency

Low pass notch (LPN) Fig. 16.22(e)	$\mathcal{T}(\tau) = \mathcal{K}\left(\frac{\tau_{61}}{61 + \epsilon}\right) -$	
	h	K = DC gain
		,
		4 , s
Thigh-pass nowh (HPN)		
Fig. 16.22(f)	$I_{10} = A \frac{1}{2^{2} + 1} \frac{R_{2}}{r} \left(\frac{1}{r} - 1 \right)$	K = High-frequency gain
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$R_{.} = \omega_{0} ($ $R_{51} = R_{1} (\omega_{0} / \omega_{r})^{2}$ $R_{52} = R_{5} / \{1 - (\omega_{n} / \omega_{0})^{2}\}$
	$R_b \sqrt{\frac{c_A}{C_A} \frac{\kappa_2}{R_1 R_3}} \left(\frac{1}{R_{31}} \right)^4 R$	
All-pass (AP) Fig. 16.72(g)	$T_{143} = \frac{s^2 - s \frac{1}{C_6 R_6 r_1} \frac{r_2}{r_1} + \frac{R_2}{C_4 C_6 R_1 R_3 R_5}}{\frac{R_2}{C_4 C_6 R_1 R_3 R_5}}$	$r_1 = r_2 = r$ (arbitrary)
	$\omega_z = \omega_0 - Q_z = Q(r_1/r_2)$ Fat gain = 1	Adjust r_2 to make $Q_s = Q$

16.7 Second-Order Active Filters Based on the Two-Integrator-Loop Topology

In this section, we study another family of optanion RC circuits that lealize second order file ter functions. The circuits are bised on the use of two integrators connected in cascade in an overal, feedback loop and are thus known as two-integrator loop circuits

16.7.1 Derivation of the Two-Integrator-Loop Biquad

To derive the two-integrator loop biquidratic circuit, or biquadies it is commissive known S consider the second-order high-pass transfer function

$$\frac{V_{\rm hp}}{V_{\rm s}} = \frac{K s^2}{s^2 + s(\omega_{\rm h}/Q) + \omega_{\rm h}^2}$$
 (16.56)

The racine biquad stems from the fact that this circuit in its most general form is capable of realizing a biquadratic transfer function, that is, one that is the ratio of two quadratic polynomials.

where A is the high-trequency gain. Cross multiplying Eq. (16.56) and dividing both sides of the resulting equation by s² (to get all the terms involving s in the form 1 s, which is the transfer function of an integrator) gives

$$V_{\rm hp} + \frac{1}{Q} \left(\frac{\omega_0}{s} V_{\rm hp} \right) + \left(\frac{\omega_0^2}{s^2} V_{\rm hp} \right) = K V_i$$
 (16.57)

In this equation we observe that the signal (ω_i) of his can be obtained by passing the through an integrator with a time constant equal to $1/\omega_i$. Furthermore passing the resulting signal through another identical integrator results in the third signal involving $1_{\rm his}$ in Eq. (16.57) namely (ω_i) of $1_{\rm his}$ Figure 16.23(a) shows a block diagram for such a two integrator arrangement. Note that in anticipation of the use of the inverting op-amp Miller integrator circuit (Section 2.5.2) to implement each integrator, the integrator blocks in Fig. 16.23(a) have been assigned negative signs.

The problem still remains, however, of how to form $V_{\rm hp}$, the input signal feeding the two cascaded integrators. Toward that end, we rearrange Eq. (16.5%), expressing $V_{\rm hp}$ in terms of its single- and double-integrated versions and of $V_{\rm l}$ as

$$V_{\rm hp} = KV_{\rm r} - \frac{1}{Q} \frac{\omega_0}{s} V_{\rm hp} - \frac{\omega_0^2}{s^2} V_{\rm hp}$$
 (16.5x)

which suggests that $V_{\rm p}$ can be obtained by using the weighted summer of Fig. 16.23(b). Now it should be easy to see that a complete block diagram realization can be obtained by combining the integrator blocks of Fig. 16.23(a) with the summer block of Fig. 16.23(b), as shown in Fig. 16.23(c).




Figure 16-23 Derivator of a brock of gramme dization of the two integrals moon begand

In the realization of Fig. 16.23(c), $V_{\rm hp}$, obtained at the output of the summer, realizes the high pass transfer function $T_{hp} = V_{hp}/V_i$ of Eq. (16.56). The signal at the output of the first integrator is (m, 's)by which is abandpass function,

$$\frac{(-\omega_0/s)V_{hp}}{s^2 + s(\omega_0/Q) + \omega_0^2} = T_{hp}(s)$$
 (16.59)

Therefore the signal at the output of the first integrator is labeled 3 bp. Note that the center frequency gain of the bandpass filter realized is equal to -KQ.

In a similar fashion, we can show that the transfer function realized at the output of the second integrator is the low-pass function,

$$\frac{(\omega_0'/s^*)V_{\rm hp}}{V_t} = \frac{K\omega_0'}{s^2 + s(\omega_0/Q) + \omega_0'} = T_{10}(s)$$
 (16.60)

I hus the output of the second integrator is labeled V_{lp} . Note that the dc gain of the low-pass filter realized is equal to K

We conclude that the two integrator loop bequad shown as black diagram form in Fig. 16.23(c) realizes the three basic second order filters is functions. LP BP and HP, vinition ture outly. This versaulity has reade the circuit vers popular in this given it the name universal active filter

16.7.2 Circuit Implementation

To obtain in op amplement implementation of the two nationals deep licead of fig. 16 23(c), we replace each integrator with a Miller integrator circuit having $\epsilon R + \epsilon \omega_0$, and we replace the summer block with in opling summing circuit that is capable of assigning both positive and negative weights to its inputs. The resulting circuit, known as the Kerwin Huelsman Newcomb or KHN biquad after (sinvertors, is shown in Fig. 6.24ca). Given values for ω_0 , Q, and A, the design of the circuit is straightforward. We select suitably practical values for the components of the integrators claimed R so that $CR = \omega_0$. To determine the values of the resistors associated with the summer, we first use superposinon to express the output of the summer $k_{\rm np}$ in terms of its inputs, γ , $k_{\rm 1p}$ and $k_{\rm p}$ as

$$V_{hp} = V \frac{R_3}{R_2 + R_3} \left(1 + \frac{R_f}{R_1} \right) + V_{hp} \frac{R_2}{R_2 + R_3} \left(1 + \frac{R_f}{R_1} \right) V_{hp} \frac{R_f}{R_1}$$

Substituting $V_{\rm bp} = -(\omega_0/s)V_{\rm hp}$ and $V_{\rm lp} = (\omega_0^2/s^2)V_{\rm hp}$ gives

$$\Gamma_{\text{TP}} = \frac{R_{\text{T}}}{R_{\text{T}} + R_{\text{T}}} \left(-\frac{R_{\text{T}}}{R_{\text{T}}} + \frac{R_{\text{T}}}{R_{\text{T}}} \right) + \frac{R_{\text{T}}}{R_{\text{T}}} \left(\frac{\omega_{\text{D}}}{R_{\text{T}}} \right) + \frac{R_{\text{T}}}{R_{\text{T}}} \left(\frac{\omega_{\text{D}}^2}{R_{\text{T}}} \right) + \frac{$$

Equating the last right hand side terms of Eqs. (16.61) and (16.58) gives

$$R_{p}/R_{1} = 1 \tag{16.62}$$

which implies that we can select arbitrary but practically convenient equally dues for R_1 and R. Then equating the second-to-last terms on the right hand side of Eqs. (10.61) and (16.58) and setting $R_{\parallel}=R_{\rm s}$ yields the satio $R_{\rm d}/R_{\rm s}$ required to realize a given Q is




Figure 16.24 (a) The KHN bound circuit obtained as a direct implementation of the block bourn. If fig. 16.23cc. The three misic filter restinctions. HP BP and LP are simultane using reslated (b) I among noted and a pass functions, the three outputs are summed with appropriate weights as fight soponous summer.

$$R_3/R_2 = 2Q - 1 \tag{1663}$$

Thus an arbitrary but convenient value can be selected for either R_2 or R_3 , and the value of the other resistance can be determined using Eq. (16.63). Finally, equating the coefficients of 0 m Eq. (16.61) and (16.58) and substituting $R_1 = R_1$ and for $R_2 = R_3$ from Eq. (16.63) results m

$$K = 2 - (1/Q) \tag{6.64}$$

Thus the gain parameter K is fixed to this value.

The KHN biquad can be used to realize notch and all-pass functions by summing weighted versions of the three outputs, LP, BP, and HP. Such an op-amp summer is shown of Fig. 16.24(b); for this summer we can write

$$I_{i} = \frac{R_{i}}{R_{i}} I_{in} + \frac{R_{i}}{R_{B}} I_{in} + \frac{R_{i}}{R_{i}} I_{ip}$$

$$I = \frac{R_{i}}{R_{B}} I_{ip} + \frac{R_{i}}{R_{B}} I_{ip} + \frac{R_{i}}{R_{i}} I_{p}$$
(16.65)

Substituting for $T_{\rm hp}$, $T_{\rm hp}$, and $T_{\rm lp}$ from Eqs. (16.56), (16.59), and (16.60), respectively gives the overall transfer function

$$\frac{1}{1} = K \frac{(R_i - R_j) \sqrt{-\kappa (R_j - R_j) \omega_0 + (R_j - R_j) \omega_0}}{\sqrt{+\kappa (\omega_j - Q) + \omega_1}}$$
(10.60)

from which we can see that different transmission zeros can be obtained by the appropriate selection of the values of the summing resistors. For instance, a notch is obtained by select-

$$\frac{R_{\perp}}{R_{\perp}} = \left(\frac{\omega_{\perp}}{\omega_{0}}\right) \tag{16.67}$$

16.7.3 An Alternative Iwo Integrator Loop Encuad Circuit

An alternative two-integrator-loop biquad circuit in which all three op amps are used in a single ender mode can be developed as to lows. Rather than is not to any at a notice to add a mass with positive and negative coefficiens, we can introduce in ideligence a vertex as shown in Fig. 16.25(a). Now all the coefficients of the summer have the same sign, and we can dispense with the stamming amplifies at section and perform the stimmed on all receiving a record applied the first integrator Observe that the somman's veights of a 100 and have real addition to resistances of R. QR, and P. K. respective v. L. cresulting circuit is snown as agric 25(b) to in which we observe that the high pass function is no longer available. This is the pace paid to obtaining a circuit that utilizes all opamps at a nall circled mode. The architecture to 28(1) is known as the Tow-Thomas biquad, after its originators

Rather than using a fourth on copy to ready. The funded assume some zeros exported for the notch and all pass functions as was core with the Kally biguad an economic of feeding ward scheme can be employed with the Tow Thomas efficial. Specifically, the virtual ground available at the report of each of the three open poor the low. Those is exceed permits the input signal to be fed to a lithree epias ps. as shown in Liv. 16.26. If a jis take a fit the output of the damped integrator strightforward analysis yeads high territorister tan flori




Figure 16.25. (a) Dense tracel in alternitive two integrabilities on Equal to which of any ancies does a single-ended fashion. (b) The resu ting circuit, known as the fow-Thomas biquad.




Figure 16.26. The Tow. Thomas biquad with feedforward. The transfer function of Eq. (16.68) is realized by feeding the input's goal through appropriate components to the inputs of the three op amps. This creat can realize all special second-order functions. The design equations are given in Table 16.2.

All cases	$C = \text{arbitrary}, R = 1/\omega_0 C, r = \text{arbitrary}$
LP	$C_1 = 0, R_1 = \infty, R_2 = R/\text{dc gain}, R_3 = \infty$
Positive BP	$C_1 = 0, R_1 = \infty, R_2 = \infty, R_3 = Qr/center-frequency gain$
Negative BP	$C_1 = 0$, $R_1 = QR$ /center-frequency gain, $R_2 = \infty$, $R_3 = \infty$
HP	$C_1 = C \times \text{high-frequency gain}, R_1 = \infty, R_2 = \infty, R_3 = \infty$
Notch	$C_1 = C \times \text{high-frequency gain}, R_1 = \infty$
(all types)	$R_2 = R(\omega_0/\omega_n)^2/\text{high-frequency gain}, R_3 = \infty$
AP	$C_1 = C \times \text{flat gain}, R_1 = \infty, R_2 = R/\text{gain}, R_3 = Qr/\text{gain}$

$$\frac{V_o}{V_i} = -\frac{s^2 \left(\frac{C_1}{C}\right) + s \frac{1}{C} \left(\frac{1}{R_1} - \frac{r}{RR_3}\right) + \frac{1}{C^2 R R_2}}{s^2 + s \frac{1}{QCR} + \frac{1}{C^2 R^2}}$$
(16.68)

which can be used to obtain the design data given in Table 16.2.

16.7.4 Final Remarks

0

Two-integrator-loop biquads are extremely versatile and easy to design. However, their performance is adversely affected by the finite bandwidth of the op amps. Special techniques exist for compensating the circuit for such effects [see the SPICE simulation example on the CD and the website, and Sedra and Brackett (1978)].

- D16 21 Design the KI Ne rein to redict the passet metion will to kH and Q 2. Choose C=1 n. What is he value at 1 2h trajucted 2+1 abanca. When sale and a frequency gain of the bandpess factor to it is smallaneously as a little it is computed the first integrator." Ans. $R = 150 \text{ kO} / R = 16 \text{ k}\Omega \text{ interms } 2 = 40 \text{ k}\Omega = 3$
- D16.22 Use the KHN circuit together with an output summing amp ifier to design a low-pass notch filter with the Skill of Skill of Sandad Standard Secretary and Reservices Ans. P 318 KS2 h R P 101812 Water F R SQ h Start F 1 18 SS $R_R = \infty$
- D16.23 Use the low themes migratified to 2 bits account to a 1 and the appass title and the tok 12 (2) and on two citic feeta has gain 11 OFLIGHT Contact of C, R, and Rg. Ans. 1.59 nF, 200 kΩ, 200 kΩ
- D16 24 I se the date of I tole to 2 and see the biquid creat of by 1 2 to war as all piss later with $\omega_0 = 10^4$ rad/s, Q = 5, and flat gain = 1. Use C = 10 nF and r = 10 kΩ Ans R=10 kHz, Q determines tests to SCRQ C. That K=K=10 kHz/K=50 kHz

16.8 Single-Amplifier Biquadratic Active Filters

The oplamp IRC biquadratic circuits studied in the two preceding sections preceded and performance, are versatile, and are easy to design and to across thener interdirect essembly Unfortunately, however, they are not reoponic in their as, of on unps requiring time or four amplitiers per second order section. This can be a problem, especially in applications where power-supply carrent is to be conserved for instance in the articly operated instinment. In this section we shall study a class of second order filter incurts that requires only one on ampiper biquial. These min it all realizations however, suffer a are fer dependence on the limited gain and bands diff of the opinip and can also be more sersitive to the univoid. able tolerances in the values of resistors and capacitors that the mattere opening highards of the preceding sections. The single-amplifier biquads (SABs) are he efore branch to the less stringent friter specifications – for example, pole Q factors less thin about R

The synthesis of SAB circuits is based on the use of feedback to move the poles of an RC circuit from the negative real axis, where they naturally lie, to the complex-conjugate locations required to provide selective filter response. The synthesis of SABs to lows a twostep process:

- 1. Synthesis of a feedback loop that realizes a pair of complex compaçate poles characterized by a frequency ω_0 and a Q factor Q.
- 2. Injecting the input signal ma way that realizes the desired transmission zeros

16.8.1 Synthesis of the Feedback Loop

Consider the circuit shown in Fig. 16.27(a), which consists of a two pair RC network in placed in the negative feedback path of an op amp. We shall assume that except for having a finite gain. If the op amp is idea. We shall denote by t(s) the open-circuit voltage transfer




Figure 16.27 (a) Feedback loop obtained by placing a two-port RC network icin the feedback path op amp. (b) Definition of the open circuit transfer function t(x) of the RC network.

function of the RC network n, where the definition of t(s) is illustrated in Fig. 16.27(b). The transfer function t(s) can in general be written as the ratio of two polynomials N(s) and I(s)

$$I(x) := \frac{N(s)}{D(x)}$$

The roots of V(s) are the transmission zeros of the RC network, and the roots of D(s) are is poles. Study of circuit theory shows that while the poles of an RC network are restricted to lie on the negative real axis, the zeros can in general lie anywhere in the s plane

The loop gain L(s) of the feedback circuit in Fig. 16.27(a) can be determined using the method of Section 10.9. It is simply the product of the op-amp gain 4 and the transfer function t(s),

$$L(s) = At(s) = \frac{AN(s)}{D(s)}$$
 (16.69)

Substituting for L(s) into the characteristic equation

$$1 + L(s) = 0 (16.70)$$

results in the poles s_P of the closed-loop circuit obtained as solutions to the equation


$$t(s_P) = -\frac{1}{A} {(16.71)}$$

In the ideal case, $A = \infty$ and the poles are obtained from

$$N(s_P) = 0 ag{16.72}$$

That is, the filter poles are identical to the zeros of the RC network.

Since our objective is to realize a pair of complex-conjugate poles, we should select an RC network that can have complex-conjugate transmission zeros. The simplest such networks are the bridged-T networks shown in Fig. 16.28 together with their transfer functions (ks) from his a, with a open-circuited. As an example, consider the circuit generated by placing the bridged-T network of Fig. 16.28(a) in the negative-feedback path of an op amp, as shown in Fig. 16.29. The pole polynomial of the active-filter circuit will be equal to the numerator polynomial of the bridged-T network; thus.








Figure 16-28 Two Relief codes a led triducal Lactwook of that an area appears of secondary The transfer functions given are from b to a, with a open-circuited

h




Figure 16.29 An activit fler feedback on policinactioning the or dged-Tinetwork of Lig. 16 28(a).

$$\vec{\nabla} + \vec{\omega} + \vec{\omega}, = \vec{\nabla} + \vec{\omega}, = \vec{\nabla} + \vec{\nabla}, \vec{R}_1 + \vec{C} + \vec{R}_2 + \vec{R}_4$$

which enables us to obtain ω_0 and Q as

$$m_{c} = \frac{1}{\sqrt{C |C|R|R_{s}}} \tag{16.71}$$

$$Q = \begin{bmatrix} \sqrt{C} & C & R & R_3 & 1 \\ R_{\infty} & C_1 & C_2 \end{bmatrix}$$
 (16.74)

If we are designing this circuit, ω_1 and Q are given and Eqs. (16.73) and (16.74) can be at to determine C_1 , C_2 , R_3 , and R_4 . It follows that there are two degrees of freedom Le is exhaust one of these by selecting $C_1 = C_2 = C$. Let us also denote $R_3 = R$ and $R_4 \approx R/m$ is substituting in Eqs. (16.73) and (16.74), and with some manipulation, we obtain

$$m = 4Q^2 \tag{16.75}$$

$$CR = \frac{2Q}{\omega_0} \tag{1676}$$

Thus if we are given the value of Q, Eq. (16.75) can be used to determine the ratio of the two resistances R_3 and R_4 . Then the given values of ω_0 and Q can be substituted in Eq. (16.76) to determine the time constant CR. There remains one degree of freedom—the value of Q can be arbitrarily chosen. In an actual design, this value, which sets the impedance level of the circuit, should be chosen so that the resulting component values are practical

SKERCISES!

D16 25 Design the circuit of Fig. 16-29 to realize a pair of poles with $\omega_0 = 10^4$ rad s and Q = 1 Select $C_1 = C_2 = 1$ nF.

Ans. $R_3 = 200 \text{ k}\Omega$; $R_4 = 50 \text{ k}\Omega$

16.26 For the circuit designed in Exercise 16.25, find the location of the poles of the RC network in the feedback loop.

Ans. -0.382×10^4 and -2.618×10^4 rad/s

16.8.2 Injecting the Input Signal

Having synthesized a feedback loop that realizes a given pair of poles, we now consider connecting the input signal source to the circuit. We wish to do this, of course, without altering the poles.

Since, for the purpose of finding the poles of a circuit, an ideal voltage source is equivalent to a short circuit, it follows that any circuit node that is connected to ground can instead be connected to the input voltage source without causing the poles to change. Thus the method of injecting the input voltage signal into the feedback loop is simply to disconnect a component (or several components) that is (are) connected to ground and connect it (them) to the input source. Depending on the component(s) through which the input signal is injected different transmission zeros are obtained. This is, of course, the same method we used in Section 16.5 with the LCR resonator and in Section 16.6 with the biquads based on the LCR resonator.

As an example, consider the feedback loop of Fig. 16.29. Here we have two grounded nodes (one terminal of R_4 and the positive input terminal of the op amp) that can serve for injecting the input signal. Figure 16.30(a) shows the circuit with the input signal injected through part of the resistance R_4 . Note that the two resistances R_4 α and R_4 (1 - α) have a parallel equivalent of R_4 .

Analysis of the circuit to determine its voltage transfer function $T(s) = I_r(s) - I_r(s)$ illustrated in Fig. 16.30(b). Note that we have assumed the op amp to be ideal, and have




Figure 16.30 (a) The feedback loop of Eq. 16.29 with the input signal injected through part of resistance R4. This circuit realizes the bar apass function. (b) Analysis of the circuit in (a) to determine its so tage framfor function T(s) with the order of the analysis steps indicated by the circled numbers.

indicated the order of the analysis steps by the circled numbers. The final step, number 9, consists of writing a node equation at X and substituting for V_c by the value determined in step 5. The result is the transfer function

$$\frac{V_o}{V_i} = \frac{-s(\alpha/C_1R_4)}{s^2 + s\left(\frac{1}{C_1} + \frac{1}{C_2}\right)\frac{1}{R_3} + \frac{1}{C_1C_2R_3R_4}}$$

We recognize this as a handpass function whose center-frequency gain can be controlled by the value of α As expected, the denominator polynomial is identical to the numerator polynomial of t(s) given in Fig. 16.28(a).

EXERCISE

16.27 Use the component values obtained in Exercise 16.25 to design the bandpass circuit of Fig. 16.30(a). Determine the values of (R_4/α) and $R_4/(1-\alpha)$ to obtain a center-frequency gain of unity.

Ans. $100 \text{ k}\Omega$; $100 \text{ k}\Omega$

16.8.3 Generation of Equivalent Feedback Loops

The complementary transformation of feedback loops is based on the property of linear net works illustrated in Fig. 16.31 for the two-port (three-terminal) network n. In Fig. 16.31(a) for minal c is grounded and a signal V_b is applied to terminal b. The transfer function from b to a with c grounded is denoted t. Then, in Fig. 16.31(b), terminal b is grounded and the input signal is applied to terminal c. The transfer function from c to a with b grounded can be shown to be the complement of t: that is, 1 - t (Recall that we used this property in generating a circuit realization for the all-pass function in Section 16.6.)

Application of the complementary transformation to a feedback loop to generate an equivalent feedback loop is a two-step process:

- 1. Nodes of the feedback network and any of the op-amp inputs that are connected to ground should be disconnected from ground and connected to the op-amp output Conversely, those nodes that were connected to the op-amp output should be now connected to ground. That is, we simply interchange the op-amp output terminal with ground.
- 2. The two input terminals of the op amp should be interchanged

The feedback loop generated by this transformation has the same characteristic equation, and hence the same poles, as the original loop.

To illustrate, we show in Fig. 16.32(a) the feedback loop formed by connecting a two-port RC network in the negative-feedback path of an optamp. Application of the complementary transformation to this loop results in the feedback loop of Fig. 16.32(b). Note that in the latter loop the optamp is used in the unity-gain follower configuration. We shall now show that the two loops of Fig. 16.32 are equivalent.

If the op amp has an open-loop gain 4, the follower in the circuit of Fig. 16 32(b) will have a gain of A = (4+1). This, together with the fact that the transfer function of network a from a to a is 1 + t (see Fig. 16.31), enables us to write for the circuit in Fig. 16.32(b) the characteristic equation

$$1-\frac{A}{A+1}(1-t)=0$$

This equation can be manipulated to the form

$$1 + At = 0$$




Figure 16.31 Interchanging most and grounding of a pre-




Figure 16.32 Apparation of the complementary transformation in the detection plin (a) results in the equivalent loop (same poles) shown in (b)

which is the characteristic equation of the loop in Fig. 16.32(a). As an example, consider the application of the complementary transformation to the feedback loop of Fig. 16.29. The feedback loop of Fig. 16-33(a) results. Injecting the input signal through C. results in the circuit in Fig. 16.33(b), which can be shown (by direct analysis) to realize a second order highpass function. This circuit is one of a family of SABs known as the Sallen-and-Key circuits. after the coriginators. The design of the circuit in Fig. 16.33(b) is based on Eqs. (16.3) through (16.76) namely $R_3 = R/R_4 = R/4Q$, $C_1 = C_2 = C$, $C_1 = 2Q/\omega$, and the value of C is arbitrarily chosen to be practically convenient.

As another example, Fig. 16.34(a) shows the feedback Irop generated by placing the two-port RC new srk of Fig. 16.28(b) in the negative-feedback path of an op amp. of an ideal op amp, this feedback loop realizes a pair of complex conjugate natura, modes having the same location as the zeros of try) of the RC network. Thus, using the expression for t(s) given in Fig. 16.28(b), we can write for the active-filter poles

$$\omega_0 = 1/\sqrt{C_1 C_4 R_1 R_2} \tag{16.77}$$




Figure 16.33 (a) Leedback loop obtained by applying the complementary transformation to the orphic of 27 (b) Leedback loop its and through the residence the high pass function. This is most the Salka and-Key family of circuits.




Figure 16-34 (a) Feedback loop ont med by placing the bridged. I network of Eg. In 28(b) in the negative feedback path of an optamp (b) Equivalent heedback loop generated by applying the complementary transfer mation to the loop in (a). (c) A low-pass filter obtained by injecting V_i through R_i into the loop in (b)

0

$$P = \frac{2^{n-1}}{2} \cdot \frac{2^{n}R}{R_1} \cdot \frac{1}{R_2} + \frac{1}{R_3}$$
(16.78)

Normally the design of this circuit is based on selecting $R_1 = R_2 = R_1 C_4 = C_2$ and $C_1 = C_2 m$. When substituted in Eqs. (16.77) and (7.78), these yield

$$R = 2Q \wedge \omega_0 \tag{16.80}$$

with the remaining degree of free form (the value of ϕ or R) left to the designer to choose

Injecting the input signal to the C_4 terminal that is connected to ground can be shown to result in a bandpass realization. If, however, we apply the complementary transformation to the teetback toop in the 16 steat, we of the flee that doep it the 6 steat had the same poles and thus the same α and Q and the same design equations (Eqs. 16.77 through $\alpha \times \alpha$). The new loop in Fig. 16.34(b) can be used to realize a low-pass function by injecting the input signal as shown in Fig. 16.34(c)

EXERCISES

16.28 Analyze the arcult in Fig. 16.34(c) to determine its transfer fine to 17 (x) and thus show that squand Quire indeed those its quarter of and (16.28). Also show faithful our is cally

D16.29 Design the circum in Fig. 16.34i.e. t. or if ze iclose pass filter with t_c = 4 kHz inc Q = -2. Use 10-kΩ resistors

Ans. $R_1 = R_2 = 10 \text{ k}\Omega$; $C_3 = 2.81 \text{ nF}$, $C_4 = 5.63 \text{ nI}$

16.9 Sensitivity

Because of the tolerances in component values and because of the finite op-amp gein, the response of the actual assembled filter will deviate from the ideal response. As a means for predicting such deviations, the filter designer crip ovs the concept of sensitivity. Specifically, for second order filters one is usually interested in finding how sensitivity their poles a crelative to variations (both initial to erances and future drifts) in RC component values and amplifier gain. These sensitivities can be quantified using the classical sensitivity function S_{xy}^{μ} defined as

$$S_x^{\nu} = \lim_{\Delta x \to 0} \frac{\Delta y / y}{\Delta x / x} \tag{16.81}$$

Thus.

$$S_{i} = \frac{\lambda_{i}}{2h_{i}}$$
 (16.82)

Here, x denotes the value of a component (a resistor, a capacitor, or an amplifier gain a) denotes a circuit parameter of interest (say, ω_{k} or Q). For small changes

$$S_x^{\nu} \simeq \frac{\Delta v/\nu}{\Delta x/x}$$

Thus we can use the value of Y, to determine the per-unit change in Y due to a given per ant change in Y. For instance, if the sensitivity of Q relative to a particular resistance R is S then a 1% increase in R_1 results in a 5% increase in the value of Q.

Lample HJ

For the feedback loop of Fig. 16.29, find the sensitivities of ω_0 and Q relative to all the passive components and the op-amp gain. Evaluate these sensitivities for the design considered in the preceding section for which $C_1 = C_2$.

Solution

To find the sensitivities with respect to the passive components, called **passive sensitivities**, we assume that the op-amp gain is infinite. In this case, ω_0 , and Q are given by Eqs. (16.73) and (16.74). Thus for ω_0 we have

$$\omega_0 = \frac{1}{\sqrt{C_1 C_2 R_3 R_4}}$$

which can be used together with the sensitivity definition of Eq. (16.82) to obtain

$$S^{(i)} = S^{(i)} = S^{(i)}_{\kappa} - S^{(i)}_{\kappa}$$

For O we have

$$Q = \left[\sqrt{C_1 C_2 R_3 R_4} \frac{1}{C_1} + \frac{1}{C_3} \frac{1}{R} \right]^{\gamma - 1}$$

to which we apply the sensitivity definition to obtain

$$S_{C_1}^{Q} = \frac{1}{2} \left(\sqrt{\frac{C_2}{C_1}} - \sqrt{\frac{C_1}{C_2}} \right) \left(\sqrt{\frac{C_2}{C_1}} + \sqrt{\frac{C_1}{C}} \right)^{\frac{1}{2}}$$

For the design with $C = C_2$ we see that $S_i^{(2)} = 0$. Similarly, we can show that

$$S^{\mathcal{O}} = 0, \quad S^{\mathcal{O}}_{\mathcal{B}} = 1, \quad S^{\mathcal{O}}_{\mathcal{B}_{\mathbf{4}}} = 0$$

It is important to remember that the sensitivity expression should be derived before values corresponding to a particular design are substituted.

Next we consider the sensitivities relative to the amplifier gain. If we assume the op amp to have a finite gain 4, the characteristic equation for the loop becomes

$$1 + At(s) = 0 ag{16.84}$$

where t(x) is given in Fig. 16.28(a). To simplify matters we can substitute for the passive components by their design values. This causes no errors in evaluating sensitivities, since we are now finding the

sensitivity with respect to the amplifier gain. Using the design values obtained earlier mainely ($(R_3 - R_3)^2 + R_4 + Q^2$ and $(R_3 - R_4)^2 + Q^2$

$$t(s) = \frac{s + s(\omega_0/Q) + \omega_0}{s^2 + s(\omega_0/Q)(2Q^2 + 1) + \omega_0^2}$$
(16.85)

where a_0 and Q denote the nominal or design values of the pole frequency and Q factor. The actual values are obtained by salisficating for $t = 0.14 \pm 0.054$.

$$s^{2} + s \frac{\omega_{0}}{Q} (2Q^{2} + 1) + \omega_{0}^{2} + A \left[s^{2} + s \frac{\omega_{0}}{Q} + \omega_{0}^{2} \right] = 0$$

Assuming the gain A to be real and dividing both sides by A + 1, we get

$$s^{2} + s \frac{\omega_{0}}{Q} \left(1 + \frac{2Q^{2}}{A+1} \right) + \omega_{0}^{2} = 0$$
 (16.86)

From this equation we see that the actual pilot requency (A), and the pole (A) and

$$\omega_{0a} = \omega_0 \tag{16.87}$$

$$Q_a = \frac{Q}{1 + 2Q^2/(A + 1)} \tag{16.88}$$

Thus

$$S_A^{Q_0} = \frac{A}{A+1} \frac{2Q^2/(A+1)}{1+2Q^2/(A+1)}$$

For $A > 2Q^2$ and A > 1 we obtain

$$S_1^2 = \frac{2Q^2}{4}$$

It is usual to drop the subscript a in this expression and write

$$S_A^Q = \frac{2Q^2}{A} \tag{16.89}$$

Note that if Q is high (Q 2.5) its sensitivity relative to the amplifier gain can be quite fight?

16.9.1 A Concluding Remark

The results of Γ x in ple 16.3 indicate a scrious disadvantage of single amplifier biquads the sensitivity of Q relative to the amplifier gain is quite high. Although a fectinique exists for reducing S^Q in sABs (see Sedra et il. 1980), this is done at the expense of increased passive sensitivities. Nevertheless, the resulting SABs are used extensively in many applications. However, for filters with Q factors greater than about 10, one asually opts to the numbraniphric biquads studied in Sections 16.6 and 16.7. For these circuits S_T is proportional to Q, rather than to Q^2 as in the SAB case (Eq. 16.89).

Because the open loop gain 1 of op amps usually has wide tolerance, it is important to keep S_4^{op} and S_4^{op} very small.

EXERCISE

In a particular filter utilizing the feedback loop of Fig. 16.29, with $C = C_2$ use the results of Example 16.3 to find the expected percentage change in O_0 , and Q under the conditions that (as R_3 is 2% high, (b) R_4 is 2% high, (c) both R_3 and R_4 are 2% high, and (d) both capacitors are 2 low and both resistors are 2% high.

Ans. (a) -1%, +1%; (b) -1%, -1%; (c) -2%, 0%; (d) 0%, 0%

16.10 Switched-Capacitor Filters

The active-RC filter circuits presented above have two properties that make their production in monolithic IC form difficult, if not practically impossible, these are the need for large valued capacitors and the requirement of accurate RC time constants. The search therefore has continued for a method of filter design that would lend itself more naturally to IC implementation. In this section we shall introduce one such method.

16.10.1 The Basic Principle

The switched-capacitor filter technique is based on the realization that a capacitor switched between two circuit nodes at a sufficiently high rate is equivalent to a resistor connecting these two nodes. To be specific, consider the active RC integrator of Fig. 16.35(a). This is the familiar Miller integrator, which we used in the two-integrator-loop biquad in Section 16.7. In Fig. 16.35(b) we have replaced the input resistor R_1 by a grounded capacitor C_1 together with two MOS transistors acting as switches. In some circuits, more elaborate switch configurations are used, but such details are beyond our present need.

The two MOS switches in Fig. 16.35(b) are driven by a nonoverlapping two-phase clock. Figure 16.35(c) shows the clock waveforms. We shall assume in this introductors exposition that the clock frequency $f_1(f_1) = 1/|f_2|$ is much higher than the frequency of the input signal z_1 . Thus during clock phase ϕ_1 , when f_2 is connected across the input signal source z_2 , the variations in the input signal are negligibly small. It follows that during ϕ capacitor C_1 charges up to the voltage v_0 .

$$q_{C1} = C_1 v_I$$

Then, during clock phase ϕ_1 , capacitor C_1 is connected to the virtual-ground input of the op amp, as indicated in Fig. 16.35(d). Capacitor C_1 is thus forced to discharge, and its previous charge q_{C_1} is transferred to C_2 , in the direction indicated in Fig. 16.35(d).

From the description above we see that during each clock period T an amount of enage $q_{C1} = C_{CP}$, is extracted from the input source and supplied to the integrator capacitor (.) Thus the average current flowing between the input node (IN) and the virtual-ground node (VG) is

$$i_{\rm av} = \frac{C_1 v_i}{T_c}$$




Figure 16.35 Basic principle of the sw tched-capacitor filter technique. (a) Active-RC integrator (h) S vitched capacitor regular (c) has proved aktricional place of Directory to horses up a the current value of v_1 and then, during ϕ_2 , discharges into C_2

If I is sufficiently short one can think of the process as disost continuous and define in equivalent resistance $\mathcal{R}_{\mathrm{eq}}$ that is in effect present Letween nodes LN and VG.

$$R_{\rm eq} \equiv v_{\rm r}/t_{\rm av}$$

Thus,

$$R_{\rm eq} = T_c / C_1 \tag{16.90}$$

Using R_{eq} we obtain an equivalent time constant for the integrator:

Time constant =
$$C_2 R_{eq} = T_c \frac{C_2}{C_1}$$
 (16.91)

Thus the time constant that determines the frequency response of the filter is established by the clock period I and the capacitor ratio $C_{\infty}(C_{\epsilon})$ Both these parameters can be well controlled in an IC process. Specifically note the congridence on capacito ratios rather har our absolute values of capacitors. The accuracy of capacitor ratios in MOS technology can be controlled to within 0.1%.

Another point worth observing is that with a reasonable clocking frequency (such as 100 kHz) and not-too-large capacitor reties (say, 10), one can obtain reasonably large time constricts (such as 10^{-4} s) suitable for audio applications. Since capacitors typically occupy telatively large areas on the IC chip, one attempts to minimize their values. In this context, it is important to note that the ratio accuracies quoted earlier arc obtainable with the smaller capacitor value as low as 0.1 pF

16.10.2 Practical Circuits

The switched capacitor (SC) circuit in Fig. 16.35(b) realizes an inverting integrator (noted) direction of charge flow through (2 in Fig. 16.35d). As we saw in Section 16.7, a two in C grator-loop active filter is composed of one inverting and one noninverting integrator realize a switched capacitor biquad filter, we therefore need a pair of complementary switched-capacitor integrators. Figure 16 36(a) shows a noninverting, or positive, integral r circuit. The reader is urged to follow the operation of this circuit during the two clock phase and thus show that it operates in much the same way as the basic circuit of Fig. 16.35(b), except for a sign reversal.

In addition to realizing a noninverting integrator function, the circuit in Fig. 16.36 at a insensitive to stray capacitances, however, we shall not explore this point any luriner. The interested reader is referred to Schaumann, Ghaust, and Laker (1990). By reversal of the cook phases on two of the switches, the circuit in Fig. 16.36(b) is obtained. This circuit realizes the inverting integrator function, like the circuit of Fig. 16.35(b), but is insensitive to stray capacitances (which the original circuit of Fig. 16.35b is not). The complementary integrators Fig. 16.36 have become the standard building blocks in the design of switched-capacitor files

Let us now consider the realization of a complete biquad circuit. Figure 16.37(a) shows the active-RC, two integrator-loop circuit studied earlier. By considering the cascade of




Figure 16-36. A pair of complementary stray-insersolive, switched capacitor integrators (a) Noninversiaswitched-capacitor integrator. (b) Inverting switched-capacitor integrator.

¹⁰ In the two-integrator loop of Fig. 16.25(b), the noninverting integrator is realized by the case decrease. Miller integrator and an inverting amplifier




Figure 16-37 (a) May transmit hope a by Rt = ja of thick with long in an acceptant

integrator 2 and the inverter as a positive integrator, and then simply replacing each ress by its switched-capacitor equivalent, we obtain the circuit in Fig. 16.37(b). Ignore the damping around the first integrator (i.e., the switched capacitor (i.e.) for the time being and that the feedback loop indeed consists of one inverting and one noninverting integritor It. note the phasing of the switched capacitor used for damping. Reversing the phases to would convert the feedback to positive and move the poles to the right half of the splare or the other hand, the phasing of the feed in switched capacitor ((iii) is not that important a reversal of phases would result only in an inversion in the sign of the function realized

Having identified the correspondences between the active-RC biquad and the switched capacitor biquad, we can now derive design equations. Analysis of the circuit in Fig. 637(a) yields

$$\omega_0 = \frac{1}{\sqrt{C_1 C_2 R_3 R_4}}$$

Replacing R_2 and R_4 with their switched-capacitor equivalent values, that is,

$$R_3 = T_c/C_3$$
 and $R_4 = T_c/C_4$

gives an of the switched-capacitor biquad as

$$\omega_{c} = \frac{1}{T} \sqrt{\frac{C_3 C_4}{C_1 C_1}}$$

It is usual to select the time constants of the two integrators to be equal, that is,

$$\frac{T_c}{C_3}C_2 = \frac{T_c}{C_4}C_1 \tag{16.94}$$

If, turther, we select the two integrating capacitors C_1 and C_2 to be equal,

$$C_1 = C_2 = C (16.95)$$

then

$$C = C_4 - KC \qquad (16.96)$$

where from Eq. (16.93)

$$K = \omega_0 T_c \tag{16.9^{\circ}}$$

For the case of equal time constants, the Q factor of the circuit in Fig. 16.37(a) is given by R_s/R_4 . Thus the Q factor of the corresponding switched capacitor circuit in Fig. 16.37(b) is given by

$$Q = \frac{T_c/C_5}{I - C_5} \tag{16.98}$$

Thus C_5 should be selected from

$$C_{+} = \frac{C_4}{Q} = \frac{KC}{Q} = \omega_{0}I\frac{C}{Q}$$
 (16.94)

I mally, the center frequency gair of the bandpass function is given by

Center-frequency gain =
$$\frac{C_0}{C_0} = Q \frac{C_0}{\omega_0 T_0 C}$$
 (16.100)

D16.31 Use $C = C_2 = 20$ pF and design the effect $C_1 = C_2 = C_3$ by to realize a lame pass function with $f_0 = 10$ kHz, Q = 20, and unity center frequency gain. Use a clock frequency $f_c = 200$ kHz Ans. 6.283 pF; 6.283 pF; 0.314 pF; 0.314 pI

16.10.3 A Final Remark

We have attempted to provide or iv an introduction to switched capacitor filter. We have made many simplifying assumptions the most importing lie in switched capacito resistor equivalence (Eq. 16.90). This equivalence is constrainty if $t \to \sin t$ approximately correct for $t \to t$ Switched capacitor filters are, it fact sampled-data networks whose analysis and design can be carried out exactly using a transform techniques. The interested reader is referred to the bibliography in Appendix G

16.11 Tuned Amplifiers

In this section, we study a special kind of frequency selective network, the I-C fined amphitier. I give 16.38 shows the general scape of the frequency response of a fined amphitier. The techniques discussed apply to amphitiers with center frequencies in the range of a few hundred kilohertz to a few hundred megahertz. Funed amplifiers find application in the radio-frequency (RF) and intermediate-frequency (II) sections of communications receives and in a variety of other systems. It should be noted that the funed amplifier response of Lig. 16.38 is similar, of that of the bendpass filter discussed in earlier sections.

As indicated in Fig. 16.38, the response is characterized by the center frequency m_0 , if e. 3 dB handwidth B and the skirt selectivity, which is usually measured as the ratio of the 30 dB handwidth to the 3-dB handwidth. In many applications, the 3-dB handwidth is less than $5^{\circ} = 10^{\circ} O_0$. This narrow-hand property makes possible certain approximations that can simplify the design process, as will be explained later.

The tuned amplifiers studied in this section are small-signal voltage an pliffers in which the translators operate in the "class A" mode, that is, the translators conduct at all time. Tuned power amplifiers based on class C and other switching modes of operation are not studied in this book. (For a discussion on the classification of amplifiers, refer to Section 11...)

16.11.1 The Basic Principle

The basic principle underlying the design of tuned amplifiers is the use of a parallel LCR circuit as the load, or at the input, of a BIT or a LLT amplifier. This is if ustrated in Fig. 16.3.3 with a MOSELT amplifier having a timed-circuit load. For simplicity, the bias details are not included. Since this circuit uses a single tuned circuit, it is known as a single-tuned




Figure 16.38 Frequency response of a tuned amplifier.




Figure 16.39 The basic principle of tuned amplifiers is illustrated using a MONI I I with a local color. I load Bias details are not shown.

amplifier The amplifier equivalent circuit is shown in Fig. 16.39(b). Here R denotes the parallel equivalent of R_L and the output resistance r_o of the FET, and C is the parallel equivalent of C_L and the FET output capacitance (usually very small). From the equivalent circuit we can write

$$V_o = \frac{-g_m V_i}{Y_i} = \frac{-g_m V_i}{sC + 1/R + 1/sL}$$

Thus the voltage gain can be expressed as

$$\frac{V_0}{V_1} = -\frac{g_m}{C} \frac{s}{s^2 + s(1/CR) + 1/LC}$$
 (16.101)

writed is a second or fer handbass function. Thus the tuned amplifier has a center frequency of

$$\omega_{\rm C} = 1/\sqrt{LC} \tag{16.102}$$

a 3-dB bandwidth of

$$R = \frac{1}{CR} \tag{16.103}$$

a Q factor of

$$Q \equiv \omega_0 / R = \omega_0 CR \tag{16.104}$$

and a center-frequency gain of

$$\frac{V_{\epsilon}(j\omega_0)}{V_{\epsilon}(j\omega_0)} = -g_m R \tag{16.105}$$

Note that the expression for the center frequency gain could have see swritter by inspect on at resonance, the reactances of I and G cancel out and be impediate of the parabel E. In court reduces to R

Example 16.4

It is required to design a traced implifier of the type storon in Fig. 16.0. Every t_0 . EMHz 3 dB hardwidth = $10\,\mathrm{kHz}$, and certer-frequency gain = $10\,\mathrm{kV}$. The eV evaluable has at the bas point $v_n = 5\,\mathrm{mA}$. V and $v_n = 10\,\mathrm{k\Omega}$. The output capacitance is notherwise. Small Determine the value of $R = e_T$ and I

Solution

Center frequency gain = 10 - 5R Thus $h = 2 k\Omega$ Since R = R, $\|p\|$ then $R_1 = 2.5 k\Omega$

$$B = 2\pi \times 10^4 = \frac{1}{CR}$$

Thus

$$C = \frac{1}{2\pi \times 10^4 \times 2 \times 10^3} = 7958 \text{ pF}$$

Since $\omega_0 = 2\pi \times 10^6 = 1/\sqrt{LC}$, we obtain

$$\iota = \frac{1}{4\pi^2 \times 10^{12} \times 7958 \times 10^{-12}} = 3.18 \ \mu H$$

16.11.2 Inductor Losses

The power loss in the inductor is usually represented by a selfes resistance r_i as shown in Fig. 16.40(a). However, rather than specifying the value of r_i the usual practice is to specify the inductor Q factor at the frequency of interest.

$$Q_0 = \frac{\omega_0 L}{r} \tag{16.106}$$




Figure 16.40 Inductor equivalent circuits

Typically, Q_0 is in the range of 50 to 200.

The analysis of a tuned amplitier is greatly simplified by representing the inductor loss by a parallel resistance R_p , as shown in Fig. 16.40(b). The relationship between R_p and Qcan be found by writing, for the admittance of the circuit in Fig. 16.40(a),

$$Y(j\omega_0) = \frac{1}{r_s + j\omega_0 L}$$

$$= \frac{1}{j\omega_0 L} \frac{1}{1 - j(1/Q_0)} = \frac{1}{j\omega_0 L} \frac{1 + j(1/Q_0)}{1 + (1/Q_0^2)}$$

For $Q_0 \gg 1$,

$$Y(j\omega_0) = \frac{1}{j\omega_0 L} [1 + j\frac{1}{Q_0}]$$
 (16.107)

Equating this to the admittance of the circuit in Fig. 16.40(b) gives

$$Q_0 = \frac{R_p}{\omega_0 L} \tag{16.108}$$

or, equivalently,

$$R_p = \omega_0 L Q_0 \tag{16.109}$$

Finally, it should be noted that the coil Q factor poses an upper limit on the value of Qachieved by the tuned circuit.

EXERCISE

16 32 If the inductor in Example 16.4 has $Q_0 = 150$, find R_I and then find the value to which R_I should be changed to keep the overall Q, and hence the bandwidth, unchanged Ans. $3 \text{ k}\Omega$; $15 \text{ k}\Omega$

16.11.3 Use of Transformers

In many cases it is found that the required value of miliconice is not profit of an the sense that coils with the required inductance might (of he available with the regard high values If \mathcal{O}_0 A simple solution is to use a transformed to other transmission of change. Alcohalive x r tapped coll, known as an autotransformer car be used as shown in Fig. 16.41. Provided the two parts of the inflactor are tights coop of which has be telligible with a second by which is a feet rite core, the transformation relative hips stown hold. The result is that the toned core if seen between terminals Land Las equivalent to that national lands or support and ratio n=3 is used in the amplifier of Examine 16.4 there is call with to factor of x=x3.18 - 28.6 jill and a spacifiance () 988-9 - 88-p, with be required. But these values are more practical than the original ones.




Figure 16.41. A tapped inductor is seen at sup-facet in femoritation and also relief to L', and a smaller capacitance. C'.




figure 16.42 (a) The output of a tuned any other is compled to the imput of another to so if each is appear cone (b) An equivalent circuit. Note that he use of a traped coil increases the effective rap a impredation of the second amplifier stage.

In applications that involve coupling the output of a tuned amplifier to the input of another amplifier, the tapped coil can be used to raise the effective input resistance of the latter amplifier stage. In this way, one can avoid reduction of the overall Q. This point is illustrated in Fig. 16.42 and in the following exercises.

D16.33 Consider the circuit in Fig. 16.42(a) first without tapping the coil. Let I = S μ H and assume that R is fixed at 1 k Ω . We wish to design a funed amplifier with $I_3 = 485$ kHz and a 3 μ B bandwidth of 10 kHz. this is the intermediate frequency (IF) amplifier of an AM radio, If the B11 has $R_3 = 1$ k Ω and $C_3 = 200$ pF, find the actual bandwidth obtained and the required value of C_1 .

Ans. 13 kHz; 24.27 nF

D16 34 Since the bandwidth realized in Exercise 16.33 is greater than desired, find an alternative design of azing a tapped core as in Fig. 16.42(a). Find the variet of n that allows the specifications to be sust met. Also find the new required value of n and the current gain I. I at resonance. Assume that at the bias point the BJT has $g_m = 40 \text{ mA/V}$.

Ans. 1.36; 24 36 nF; 19.1 A/A

16.11.4 Amplifiers with Multiple Tuned Circuits

The selectivity achieved with the single tuned circuit of Fig. 16.39 is not sufficient in many applications—for instance, in the IF amplifier of a radio or a TV receiver Greater selection is obtained by using additional taned stages. Figure 16.43 shows a BTI with tuned circuits at both the input and the output—In this circuit the bias details are shown, from which we note that biasing is quite similar to the classical arrangement employed in low-frequency discrete circuit design. However, to avoid the loading effect of the bias resistors R_{B1} and R_{B2} on the input tuned circuit a radio frequency choke (RTC) is inserted in series with each resistor. Such chokes have high impedances at the frequencies of interest. The use of RTCs in biasing tuned RF amplifiers is common practice.

The analysis and design of the double tuned amplifier of Fig. 16.43 is complicated by the Miller effect. I due to capacitance (). Since the load is not simply resistive, as wis the case in the amplifiers studied in Section 9.5.2, the Miller impedance at the input will be complex. This reflected impedance will cause detuning of the input circuit as well as 'skewing of the response of the input circuit. Needless to say, the coupling introduced by () makes timing (or aligning) the amplifier quite difficult. Worse still, the capacitor () can cause oscillations to occur [see Gray and Searle (1969) and Problem 16.75].

Methods exist for **neutralizing** the effect of C_B using additional circuits arranged is feed back a current equal and opposite to that through C_B. An alternative, and preferred approach is to use circuit configurations that do not suffer from the Miller effect. These are discussed later. Before leaving this section, however, we wish to point out that circuits of the type shown in Fig. 16.43, are usually designed utilizing the a parameter model of the B.I.

Here we use. Me creffeet to refer to the effect of the feedback's spacitance C_n in reference hack to input impedance that is a function of the amplifier load impedance.

Note that because the reput circuit is a parallel resonant circuit, an input current source matter that voltage source) signal is utilized.




Figure 16.43 A BJI amplifier with funed circuits at the input and the output

esec Append x (). This is done because here in view of the fact that () plays a significant role, the viparameter model makes the analysis simpler (ir comparison to that using the hybrid π model). Also, the resample of samples of measured at the particular frequency of interest eq. For narrow hand amp ifters the assumption is usually in death with a paramieters remain approximately constant over the passband


16 11.5 The Cascode and the CC CB Cascade

From our st. dv of an pliffier frequency response in Chapter 9, we know that two amplifier configurations do not suffer from the Miller effect. These are the case, deconfiguration and the common collector common base cascade. Figure 16-44 shows timed amplifier, based or these two configurations. The CC CB cascade is usually preferred in Ic implementations. because its differential structure makes it su table for L. biasing techniques. (Note that if c maxing details of the cascode circuit are not shown in Fig. 16.444. Blasting can be done as ing arrangements similar to those discussed in earlier chapters.)

16.11.6 Synchronous Tuning

In the design of a tuned amplifier with multiple tunes circ nts, the question of the frequency to which each circuit should be tuned arises. The objective, of course is for the overall response to exhibit high passband flatness and skirt selectivity. To investigate this question we shall ass in eith it the overall response is the product of the individual responses, in other words, that if e stages do not interact. This can easily be achieved using circuits such as those in Fig. 16.44.

Consider first the case of Vade, tical resonant circuits, known as the synchronously tuned case. Figure 16.45 shows the response of an individual stage, and that of the cascade Observe the bandwidth "shrinkage" of the overall response. The 3 dB bandwidth B of the overall amplifier is related to that of the individual tuned circuits $\omega_{i,Q}$ by (see Problem 16.77)






Figure 16.44. Two tuned amplifier configurations that do not suffer from the Miller effect. (a) cascode and (h) common-collector, common base cascade. (Note that bias details of the cascode circuit are not shown.)

$$B = \frac{\omega_0}{Q} \sqrt{2}$$
 (16.110)

The factor $\sqrt{2}^{-1}$ 1 is known as the **bandwidth-shrinkage factor** Given B and V, we can use Eq. (16-110) to determine the bandwidth required of the individual stages, ω_0/Q

EXERCISE

D16 35 Consider the design of an IF amplifier for an FM radio receiver. Using two synchronously tuned stages with f₀ = 10.7 MHz, find the 3-dB bandwidth of each stage so that the overall bandwidth is 200 kHz. Using 3-μH inductors find C and R for each stage.

Ans. 310.8 kHz; 73.7 pF; 6.95 kΩ




Figure 16.45 Frequency response of a synchronously tuned amphilier




Figure 16-46. Stagger functioned the individual resonant circuits car restating an overall response with a pass band flatter than that obtained with syndroneous forms of ignoracing

16.11.7 Stagger-Tuning

A much better overall response is obtained by stagger-funing the individual stages, as i lus tratee in Fig. 16.46. Stagger-tuned an pliffers are usually designed so that the overall response exhibits maximal flamess from dithe center frequency for Such a response can be obtained by transforming the response of a naximally flat (Butterworth) low-pass filter up the requency axis to wi. We show here how this can be dene

The transfer function of a second order bandpass filter can be expressed in terms of a poles as

$$\frac{a}{\sqrt{\frac{\omega}{20}}} = \frac{a}{\sqrt{\frac{1}{40}}} = \frac{a}{\sqrt{\frac{\omega}{20}}} + i\omega = \frac{1}{\sqrt{\frac{1}{40}}} =$$

For a narrow-band filter Q=1 and for values of s in the neighborhood of $+i\alpha_1$ (see Fig. 64% the second factor in the denominator is approximately (s. 4.7 α_1). 2s) Hence Eq. (16.11) can be approximated in the neighborhood of $i\alpha_0$ by

$$T(s) \simeq \frac{a_1/2}{(1+o)^2(2O^{-1}o)} = \frac{a_1/2}{(1+o)^2(1+o)^2(1)}$$
 (6.11)

This is known as the narrow-band approximation 3 Note that the magnitude response 14 $s = j\omega$, has a peak value of a_1Q/ω_0 at $\omega = \omega_0$, as expected.

Now consider a first order row pass network with a single pole at $p = \omega_0/2Q$ (we use p to denote the complex frequency variable for the low pass filter). Its transfer function s

$$I(p) = \frac{K}{p + \omega - 2Q} \tag{613}$$

where K is a constant. Comparing Eqs. (16.112) and (16.113) we note that they are dentical for $p = s - j\omega_0$ or, equivalently,

$$S = p + j\omega_0 \tag{16.4}$$

This result implies that the response of the second order handpass filter in the neighborhood of its center frequency $s=j\omega_0$ is identical to the response of a first-order low pass filter with a pole at $(-\omega_0/2Q)$ in the neighborhood of p=0. Thus the bandpass response can be obtained by shifting the pole of the low pass prototype and adding the complex-conduct pole as illustrated in Fig. 16.47(b). This is called a low pass-to-bandpass transformation for narrow-band filters.

The transformation $p = s - j\omega_0$ can be applied to low-pass filters of order greater than one. For instance, we can transform a maximally flat, second-order low-pass filter Q = 1 - 2) to obtain a max mally flat bandpass filter. If the 3 dB bandwidth of the bandpass filter is to be B rad s, then the low pass filter should have a 3-dB frequency (and thus a pole frequency) of (B/2) rad/s, as illustrated in Fig. 16.48. The resulting fourth order bandpass filter will be a stagger function one with its two taned circuits (refer to Fig. 16.48) having

$$\omega_{01} = \omega_0 + \frac{B}{2\sqrt{2}} \qquad B_1 = \frac{B}{\sqrt{2}} \qquad Q_1 \simeq \frac{\sqrt{2}\,\omega_0}{B} \qquad (6.1)$$

¹³ The bandpass response is geometrically symmetrical around the center frequency ω_0 that seach pair of frequencies ω_0 and ω_0 at which the machine response sequal are related by $\omega_0 \omega_0$ of the high Q the symmetry becomes almost an name. For frequencies close to ω_0 that saw treescore with the same made tundence of the passe are a rost equal suspected from ω_0 . The same is tractor by the order bandpass filters do a field us. The transformation presented in this section





Figure 16.47 Obtaining a second order narrow band band pantifies of reastoring a first order low pass biter (a) Poke of the first order fixter in the polane (b) Applying the transformation of property and adding recomplex continuate polar results in the poles of the second or let bandpass filter (c) Magnitude response of the first order low pass filter (d) Machit ale response of the second order bandpass filter.

$$\omega_0 = \omega_0 = \frac{R}{2\sqrt{2}} = B = \frac{B}{\sqrt{2}} = Q = \sqrt{\frac{2}{B}} \frac{\omega}{B} \qquad (16.1.6) \quad \mathbf{0}$$

Note that for the overall response to have a normalized center-frequency gain of unity, the individual responses have to have equal center frequency gains of $\sqrt{2}$, as shown in Fig. 16.48(d).






Figure 16.48 Obtaining the poles and the frequency response of a fourth-order stagger-tuned marrow hand bandpass ampated by transforming a second order low pass maximally flat response

- D16.36 A stagger-tuned design for the IF ampufier specified in Exercise 16.35 is required. Find table B. t_{12} and B_2 . A sorgine the value of C and R or m_1 by the two stages. (Recall that 3-µH inductors are to be used i
 - Ans. 10.77 MHz, 141.4 kHz; 10 63 MHz; 141.4 kHz, 72 8 pF, 15.5 k Ω , 74.7 pF; 15.1 k Ω
 - 16.37 Using the fact that the voltage gain at resonance is proportional to the value of R, find the ratio of the gain at 10.7 MHz of the stagger-tuned amplifier designed in Exercise 16.36 and the synchronously tuned amplifier designed in Exercise 16.35. (Hint. For the stagger-tuned amplifier, note that the gain at an is equal to the product of the gains of the individual stages at their 3-dB frequencies.)

Ans. 2.42

Summary

- A filter is a linear two-port network with a transfer function $I'(s) = V_o(s)/V_o(s)$. For physical frequencies, the filter transmission is expressed as $T(\tau \omega) = |T(\tau \omega)|^{\sigma(\omega)}$ The magnitude of transmission can be expressed in decibels using either the gain function $G(\omega) = 20 \log_2 T$ or the attenuation function $A(\omega) = -20 \log T$
- The transmission characteristics of a filter are specified. in terms of the edges of the passband(s) and the stopband(s), the maximum allowed variation in passband transmission, Amas (dB); and the minimum attenuation required in the stopband, April (dB). In some applications, the phase characteristics are also specified
- The filter transfer function can be expressed as the ratio of two polynomials in s; the degree of the denominator polynomial, N, is the filter order. The N roots of the denominator polynomial are the poles (natural modes).
- To obtain a highly selective response, the poles are complex and occur in conjugate pairs (except for one real pole when N is odd). The zeros are placed on the jwaxis in the stopband(s) including $\omega = 0$ and $\omega = \infty$.
- The Butterworth filter approximation provides a lowpass response that is maximally flat at $\omega = 0$. The transmission decreases monotonically as ω increases, reaching 0 (infinite attenuation) at $\omega = \infty$, where all N transmission zeros lie. Eq (1611) gives |T. where e is given by Eq. (16.14) and the order N is determined

- using Eq. (16.15). The poles are found using the graphical construction of Fig. 16.10, and the transfer function is given by Eq. (16-16)
- The Chebyshev filter approximation provides a low-pass response that is equiripple in the passband with the transmission decreasing monotonically in the stopband. All the transmission zeros are at $s = \infty$. Eq. (16.18) gives [7] in the passband and Eq. (16.19) gives |7| in the stopband, where ϵ is given by Eq. (16.21). The order N can be determined using Eq. (16.22). The poles are given by Eq. (16.23) and the transfer function by Eq. (16.24).
- Figures 16.13 and 16.14 provide a summary of firstorder filter functions and their realizations.
- · Figure 16.16 provides the characteristics of seven special second-order filtering functions
- The second-order LCR resonator of Fig. 16.17(a) realizes a pair of complex-conjugate poles with ω_0 = $1/\sqrt{LC}$ and $Q = \omega_0 CR$. This resonator can be used to realize the various special second-order filtering functions, as shown in Fig. 16.18.
- By replacing the inductor of an LCR resonator with a simulated inductance obtained using the Antoniou circuit of Fig. 16.20(a), the op amp-RC resonator of Fig. 16.21(b) is obtained. This resonator can be used to realize the various second-order filter functions as shown in Fig. 16.22. The design equations for these circuits are given in Table 16.1.

- Biquads based on the two-integrator-loop topology are the most versatile and popular second-order filter realizations. There are two varieties: the KHN circuit of Fig. 16.24(a), which realizes the LP, BP, and HP functions simultaneously and can be combined with the output summing amplifier of Fig. 16.28(b) to realize the notch and all-pass functions, and the Tow-Thomas circuit of Fig. 16.25(b), which realizes the BP and LP functions simultaneously. Feedforward can be applied to the Tow-Thomas circuit to obtain the circuit of Fig. 16.26, which can be designed to realize any of the second-order functions (see Table 16.2).
- Single-amplifier biquads (SABs) are obtained by placing a bridged-T network in the negative-feedback path of an op amp. If the op amp is ideal, the poles realized are at the same locations as the zeros of the RC network. The complementary transformation can be applied to the feedback loop to obtain another feedback loop having identical poles. Different transmission zeros are realized by feeding the input signal to circuit nodes that are connected to ground. SABs are economic in their use of op amps but are sensitive to

- the op-amp nonidealities and are thus limited to low-Q applications ($Q \le 10$).
- The classical sensitivity function

$$S_i = \overline{Q_i \cdot i}$$

- is a very useful tool in investigating how tolerant a filter circuit is to the unavoidable inaccuracies in component values and to the nonidealities of the op amps.
- Switched-capacitor (SC) filters are based on the principle that a capacitor (periodically switched netween two ejecution nodes at a high rate, for is equivalent to a resistance R = 1/Cfc connecting the two circuit nodes. SC filters can be tabricated in monohithic form using CMOS IC technology
- Tuned amplifiers utilize LC-tuned circuits as loads, or at the input, of transistor amplifiers. They are used in the design of the RF tuner and the IF amplifier of communication receivers. The cascode and the CC-CB cascode configurations are frequently used in the design of mind amplifiers. Stagger-tuning the individual tuned circuits results in a flatter passband response (in companion to to the obtained with all the tuned circuits synchronously tuned)

A.T. I. INSTITUTE

Computer Simulation Problems

Problems involving design are marked with D throughout the text. As well, problems are marked with asterisks to describe their degree of difficulty. Difficult problems are marked with an asterisk (*); more difficult problems with two asterisks (**); and very challenging and/or time-consuming problems with three asterisks (***)

Section 16.1: Filter Transmission, Types and Specification

16.1 The transfer function of a first-order low-pass filter (such as that realized by an RC circuit) can be expressed as $T(s) = \omega_0/(s + \omega_0)$, where ω_0 is the 3-dB frequency of the filter. Give in table form the values of |T|. \emptyset . G. and A at $\omega = 0$, $0.5\omega_0$, ω_0 , $2\omega_0$, $5\omega_0$, $10\omega_0$, and $100\omega_0$

*16.2 A filter has the transfer function $T(y) = 1/[(s+1)](s^2+s+1)$] Show that $T=\frac{1+m}{1+m}$ and find an expression for its phase response $\phi(\omega)$. Calculate the values of T?

and ϕ for $\omega = 0.1$, 1, and 10 rad/s and then find the halp a corresponding to each of the following input signals

- (a) 2 sin 0.1r (volts)
- (b) 2 sin t (volts)
- (c) 2 sin 10t (volts).
- **16.3** For the filter whose magnitude response is sketch. I (as the colored curve) in Fig. 16.3, find $\{7\}$ at $\omega = 0$, $\omega = m_e$ and $\omega = \omega_e$, $A_{\text{max}} = 0.5$ dB, and $A_{\text{min}} = 40$ dB

D 16.4 A low-pass filter is required to pass ill sign is within its passband, extending from 0 to 4 kHz, with a frais mission variation of at most 10% (i.e., the ratio of the 9 as mum to minimum transmission in the passband should be exceed 1.1). The transmission in the stopband whice extends from 5 kHz to ∞, should not exceed 0.1% of the max in passband transmission. What are the values of \(\frac{1}{100}\), \(\frac{1}{100}\), and the selectivity factor for this filter?

16.5 A low-pass filter is specified to have l = 1 IB and $A_{\min} = 10 \text{ dB}$. It is found that these specificalities an

be just met with a single-time-constant RC circuit baving a time constant of 1 s and a dc transmission of unity. What must ω_p and ω_c of this filter be? What is the selectivity factor?

- **16.6** Sketch transmission specifications for a high-pass filter having a passband defined by $f \ge 2$ kHz and a stepband defined by $f \le 1$ kHz. $A_{\text{max}} = 0.5$ dB, and $A_{\text{pass}} = 50$ dB
- 16.7 Sketch transmission specifications for a bandstof filter that is required to pass signals over the bands $0 \le f \le 10 \text{ kHz}$ and $20 \text{ kHz} \le f \le \infty$ with A_{max} of 1 dB. The stepband extends from f = 12 kHz to f = 16 kHz, with a minimum required attenuation of 40 dB

Section 16.2: The Filter Transfer Function

- 16.8 Consider a fifth-order filter whose poles are all at a radial distance from the origin of 10³ rad's. One pair of complex conjugate poles is at 18° angles from the jaraxis and the other pair is at 54° angles. Give the transfer function in each of the following cases.
- (a) The transmission zeros are all at $s = \infty$ and the dc gain is unity.
- (b) The transmission zeros are all at s=0 and the high-frequency gain is unity.

What type of filter results in each case?

- **16.9** A third-order low-pass filter has transmission zeros at $\omega = 2$ rad s and $\omega = \infty$. Its natural modes are at s = -1 and $s = -0.5 \pm j0.8$. The dc gain is unity. Find R(s)
- **16.10** Find the order N and the form of T(y) of a bandpass filter having transmission zeros as follows: one at $\omega = 0$, one at $\omega = 10^3$ rad/s, one at 3×10^3 rad/s, one at 6×10^3 rad/s, and one at $\omega = \infty$. If this filter has a monotonically decreasing passband transmission with a peak at the center frequency of 2×10^3 rad/s, and equiripple response in the stopbands, sketch the shape of its |T|.
- ***16.31** Analyze the RLC network of Fig. P16.11 to determine its transfer function $V_0(s)/V_i(s)$ and nence its poles and zeros (*Hint*: Begin the analysis at the output and work your way back to the input.)




Figure P16.11

Section 16.3: Butterworth and Chebyshev Filters

- **D 16.12** Determine the order N of the Butterworth filter for which $A_{\text{max}} = 1$ dB, $A_{\text{min}} \ge 20$ dB, and the selectivity ratio $\omega_{i}/\omega_{p} = 1.3$. What is the actual value of minimum stophand attenuation realized? If A_{min} is to be exactly 20 dB, to what value can A_{max} be reduced?
- 16.13 Calculate the value of attenuation obtained at a frequency 1.6 times the 3-dB frequency of a seventh-order Butterworth filter.
- 16.14 Find the natural modes of a Butterworth filter with a 1-dB bandwidth of 10^{3} rad/s and 3 = 5
- **D** 16.15 Design a Butterworth filter that meets the following low-pass specifications: $f_p = 10 \text{ kHz}$, $A_{\text{max}} = 2 \text{ dB}$, $f_s = 15 \text{ kHz}$, and $A_{\text{min}} = 15 \text{ dB}$. Find N_s , the natural modes, and T(s). What is the attenuation provided at 20 kHz⁹.
- 116.16 Sketch , It for a seventh-order low-pass Chebyshev filter with $\omega_p = 1$ rad/s and $4_{\text{max}} = 1$ dB. Use Eq. (16.18) to determine the values of ω at which |I| = 1 and the values of ω at which |I| = 1 and the values of ω at which Use Eq. (16.19) to determine It at $\omega = 2$ rad/s, and indicate this point on your sketch. For large values of ω at what rate (11 dB octave) does the transmission decrease?
- 16.17 Contrast the attenuation provided by a fifth-order their specific of their provided by a fifth-order their specific provided by a fifth-order their speci
- **D** *16.18 It is required to design a low-pass filter to meet the following specifications: $f_p = 3.4 \text{ kHz}$, $A_{\text{max}} = 1 \text{ dB}$, $f_t = 4 \text{ kHz}$, $A_{\text{min}} = 35 \text{ dB}$.
- (a) Find the required order of Chebyshev filter. What is the excess (above 35 dB) stopband attenuation obtained?
- (b) Find the poles and the transfer function.

Section 16.4: First-Order and Second-Order Filter Functions

- **D 16.19** Use the information displayed in Fig. 16.13 to design a first-order op amp-RC low-pass filter having a 3-dB frequency of 10 kHz, a dc gain magnitude of 10, and an input resistance of 10 kG2
- D 16.20 Use the information given in Fig. 16.13 to design a first-order op amp-RC high-pass filter with a 3-dB frequency of .00 Hz, a high-frequency input resistance of 100 k12 and a high-frequency gain magnitude of unity.
- D •16.21 Use the information given in Fig. 16.13 to design a first-order op amp-RC spectrum-shaping network with a transmission zero frequency of 1 kHz, a pole frequency

of 100 kHz, and a dc gain magnitude of unity. The low-frequency input resistance is to be 1 k Ω 2 What is the high-frequency gain that results? Sketch the magnitude of the transfer function versus frequency

D *16.22 By cascading a first-order op amp-RC low-pass circuit with a first-order op amp-RC high-pass circuit, one can design a wideband bandpass filter. Provide such a design for the case in which the midband gain is 12 dB and the 3-dB bandwidth extends from 100 Hz to 10 kHz. Select appropriate component values under the constraint that no resistors higher than 100 k Ω are to be used and that the input resistance is to be as high as possible.

1

D 16.23 Derive Rs) for the op amp-RC circuit in Fig. 16.14. We wish to use this circuit as a variable phase shifter by adjusting R. If the input signal frequency is 10^4 rad/s and if C = 10 nF, find the values of R required to obtain phase shifts of -30° , -60° , -90° , -120° , and -150°

16.24 Show that by interchanging R and C in the op amp—RC circuit of Fig. 16.14, the resulting phase shift covers the range 0 to 180° (with 0° at high frequencies and 180° at low frequencies).

16.25 Use the information in Fig. 16.16(a) to obtain the transfer function of a second-order low-pass filter with $\omega_0 = 10^3$ rad/s, Q = 1, and dc gain = 1. At what frequency does 17 peak? What is the peak transmission?

D *16.26 Use the information in Fig. 16.16(a) to obtain the transfer function of a second-order low-pass filter that just meets the specifications defined in Fig. 16.3 with $\omega_p = 1$ rad/s and $A_{\text{max}} = 3$ dB. Note that there are two possible solutions. For each, find ω_0 and Q. Also, if $\omega_1 = 2$ rad/s, find the value of A_{min} obtained in each case.

D **16.27 Use two first-order op amp-RC all-pass circuits in cascade to design a circuit that provides a set of three-phase 60-Hz voltages, each separated by 120° and equal in magnitude, as shown in the phasor diagram of Fig P16.27. These voltages simulate those used in three-phase power transmission systems. Use 1-µF capacitors.

$$V_1$$

$$120^{\circ}$$

$$V_2$$

$$V_2$$

Figure P16.27

16 28 Use the information given in Fig. 16 16 (b) to find the transfer for each of a second order logal pass from the first modes it it is and a high frequency carrollars.

D **16.29 (a) Show that |T| of a second-order bandpoint function is geometrically symmetrical including center frequency ω_1 . That is the members of each pair of frequencies ω_1 and ω_2 for which $|T(j\omega_1)| = |T(j\omega_2)|$ are related by $\omega_1\omega_2 = \omega_0^2$.

(b) Find the transfer function of the second-order $b_{a1d_{1000}}$ filter that meets specifications of the torn at fig. b.4 where $\omega_{p1}=8100$ rad/s, $\omega_{p2}=10.000$ rad/s, and $d_{max}=1$ dB. If $\omega_{c1}=3000$ rad/s find d_{min} and ω_{c2} .

D *16.30 Use the result of Exercise 16.15 to find the transfer function of a notch filter that is required to eliminate a bothersome interference of 60-Hz frequency. Since the trequency of the interference is not stable, the filter should be designed to provide attenuation ≥20 dB over a 6-H. And centered around 60 Hz. The dc transmission of the filter should be unity.

16.31 Consider a second-order all-pass circuit to which errors in the component values result in the frequency of the zeros being slightly lower than that of the poles. Roughly sketch the expected [7] Repeat for the case of the frequency of the zeros slightly higher than the zeros slightly highe

16.32 Consider a second-order all-pass filter in which errors in the component values result in the Q factor of the poles. Roughly sketch the expected |T|. Repeat for the case of the Q-factor of the poles.

Section 16.5: The Second-Order LCR Resonator

D 16.33 Design the LCR resonator of Fig. (1.7 a. f. of the natural modes with $\omega_0 = 10^4$ rad/s and $Q = 2.1 ext{ s.c. } R = 16 ext{ kM}$

16.34 For the LCR resonator of Fig. 16 $^{\circ}$ (a) had the change in ω_0 that results from

(a) increasing L by 1%

(b) increasing C by 1%

(c) increasing R by 1%

16.35 Derive an expression for $V_o(s)/V_i(s)$ of the bigo possicircuit in Fig. 16.18(c).

D 16.36 Use the circuit of Fig. 16.18(b) to des 20° to low-pass filter with $\omega_0 = 10^5$ rad/s and $Q = 10^{100}$ to $\omega_0 = 10^{100}$ a 0.01- μ F capacitor.

D 16.37 Modify the bandpass circuit of Fig. 16 18id 1 change its center-frequency gain from 1 to 0.5 willow changing ω_0 or O.

16.38 Consider the LCR resonator of Fig. 16.17(a) with node x disconnected from ground and connected to an input signal source V_1 , node y disconnected from ground and connected to another input signal source V_1 , and node z disconnected from ground and connected to z third input signal source V_2 . Use superposition to find the voltage that develops across the resonator, V_0 , in terms of V_1 , V_2 , and V_3

16.39 Consider the notch circuit shown in Fig. 16.18(i) For what ratio of L_1 to L_2 does the notch occur at $0.9\omega_0^{12}$. For this case, what is the magnitude of the transmiss on at Irequencies $\gg \omega_0^{12}$.

Section 16.6: Second-Order Active Filters Based on Inductor Replacement

D 16.40 Design the execut of Fig. 16.20 (utilizing suffable component values) to realize an inductance of (a) 10 H. (b) 1 H. and (c) 0.1 H

116.41 Starting from first principles and assuming ideal op amps, derive the transfer function of the circuit in Fig. 16.22(a)

D '16.42 It is required to design a fifth-order Butterworth filter having a 3-dB bandwidth of 10⁴ rad/s and a unity do gain. Use a cascade of two circuits of the type shown in Fig. 16 22(a) and a first-order op amp -RC circuit of the type shown in Fig. 16 13(a) Select appropriate component values

D 16.43 Design the circuit of Fig. 16.22(e) to real ze an I PN function with $f_0 = 4$ kHz, $f_n = 5$ kHz, Q = 10, and a unity dc gain. Select $C_4 = 10$ nF

D 16.44 Design the all-pass circuit of Fig. 16.22(g) to provide a phase shift of 180° at f = 1 kHz and to have Q = 1. Use 1-nF capacitors.

16.45 Consider the Antomou circuit of Fig. 16.20(a) with R_5 eliminated, a capacitor C_6 connected between node 1 and ground, and a voltage source V_2 connected to node 2. Show that the input impedance seen by V_2 is R_{2^j} $s^2C_4C_6R_1R_3$. How does this impedance behave for physical frequencies $(s = j\omega)$? (This impedance is known as a frequency-dependent negative resistance, or FDNR)

D 16.46 Using the transfer function of the LPN filter, given in Table 16.1, derive the design equations also given.

D 16.47 Using the transfer function of the HPN filter, given in Table 16.1, derive the design equations also given.

D **16.48 It is required to design a third-order low-pass filter whose |F| is equiripple in both the passband and the stopband (in the manner shown in Fig. 16.3, except that the response shown is for N=5). The filter passband extends from $\omega=0$ to $\omega=1$ rad/s, and the passband transmission varies between 1 and 0.9 The stopband edge is at $\omega=1.2$

rad/s. The following transfer function was obtained using filter design tables

$$T(\tau) = \frac{0.4508(s^2 + 1.6996)}{(s + 0.7294)(s^2 + \tau 0.2786 + 1.0504)}$$

The actual filter realized is to have $\omega_p = 10^4 \text{ rad/s}$

- (a) Obtain the transfer function of the actual filter by replacing s by \$210°
- (b) Realize this filter as the cascade connection of a first-order LP op amp=RC circuit of the type shown in Fig. 16.13(a) and a second-order LPN circuit of the type shown in Fig. 16.22(c). Each section is to have a degain of unity. Select appropriate component values. (*Note:* A filter with an equiripple response in both the passband and the stopband is known as an elliptic filter.)

Section 16.7: Second-Order Active Filters Based on the Two-Integrator-Loop Topology

D 16.49 Design the KHN circuit of Fig. 16.24(a) to realize a bandpass filter with a center frequency of I kHz and a 3-dB bandwidth of 50 Hz. Use 10-nF capacitars. Give the complete circuit and specify all component values. What value of center frequency gain is obtained?

D 16.50 (a) Using the KHN biquad with the output summing amplifier of Fig. 16.24(b), show that an all-pass function is realized by selecting $R_L = R_H = R_B/Q$. Also show that the flat gain obtained is KR_F/R_H

(b) Design the all-pass circuit to obtain $a_0 = 10^4$ rad/s, Q = 2, and flat gain = 10. Select appropriate component values

D 16.51 Consider a notch filter with $\omega_n = \omega_0$ realized by using the KHN biquad with an output summing amplifier. If the summing resistors used have 1% tolerances, what is the worst-case percentage deviation between ω_n and ω_0 ?

D 16.52 Design the circuit of Fig. 16.26 to realize a low-pass rotch filter with $\omega_0 = 10^4$ rad/s, Q = 10 dc gain = 1, and $\omega_0 = 1.2 \times 10^4$ rad/s. Use C = 10 nF and r = 20 k Ω .

D 16.53 In the all-pass realization using the encurt of Fig. 16.26, which component(s) does one need to trim to adjust (a) only ω_1 and (b) only Q_2 ?

D **16.54 Repeat Problem 16.48 using the Tow -Thomas biquad of Fig. 16.26 to realize the second-order section in the cascade

Section 16.8: Single-Amplifier Biquadratic Active Filters

D 16 55 Design the circuit of Fig. 1629 to realize a pair of poles with $m_0 = 10^4$ rad/s and $Q = 1/\sqrt{2}$. Use $C_1 = C_2 = 1$ nF

*16.57 Consider the bridged-T network of Fig. 16.28(b) with $R_1 = R_2 = R$, $C_4 = C$, and $C_3 = C/16$. Let the network be placed in the negative-feedback path of an infinite-gain op amp and let C_4 be disconnected from ground and connected to the input signal source V_c . Analyze the resulting circuit to determine its transfer function $V_o(s)/V_i(s)$, where $V_o(s)$ is the voltage at the op-amp output. Show that the circuit realized is a bandpass filter and find its ω_0 , Q, and the center-frequency gain

D16.58** Consider the bandpass circuit shown in Fig. 16.30a. Let $C_1 = C_2 = C$, $R_3 = R$, $R_4 = R/4Q^2$, $CR = 2Q/\omega_0$, and $\alpha = 1$. Disconnect the positive input terminal of the op amp from ground and apply V_1 through a voltage divider R_1 , R_2 to the positive input terminal as well as through R_4/α as before. Analyze the circuit to find its transfer function V_n/V_1 . Find the ratio R_2/R_1 so that the circuit realizes (a) an all-pass function and (b) a notch function Assume the op amp to be ideal.

D *16.59 Derive the transfer function of the circuit in Fig. 16.33(b) assuming the op amp to be ideal. Thus show that the circuit realizes a high-pass function. What is the high-frequency gain of the circuit? Design the circuit for a maximally flat response with a 3-dB frequency of 10^3 rad/s. Use $C_1 = C_2 = 10$ nF. (Hint: For a maximally flat response, $Q = 1/\sqrt{2}$ and $\omega_{3dB} = \omega_0$.)

D *16.60 Design a fifth-order Butterworth low-pass filter with a 3-dB bandwidth of 5 kHz and a de gain of unity using the cascade connection of two Sallen-and-Key circuits (Fig. 16.34c) and a first-order section (Fig. 16.13a). Use a 10-kΩ value for all resistors

16.61 The process of obtaining the complement of a transfer function by interchanging input and ground, as illustrated in Fig. 16.31, applies to any general network (not just RC networks as shown). Show that if the network n is a bandpass with a center-frequency gain of unity, then the complement obtained is a notch. Verify this by using the RLC circuits of Fig. 16.18(d) and (e).

Section 16.9: Sensitivity

16.62 Evaluate the sensitivities of ω_0 and Q relative to R. L, and C of the bandpass circuit in Fig. 16 18(d)

*16.63 Verify the following sensitivity identities:

- (a) If y = uv, then $S_x^t = S_x^0 + S_x^0$.
- (b) If y = u/v, then $S_x^v = S_x^u S_x^u$
- (c) If v = ku, where k is a constant, then $S_x^b = S_x^u$
- (d) If $y = u^n$, where n is a constant, then $S_1^0 = nS_1^n$.
- (e) If $y = f_1(u)$ and $u = f_2(x)$, then $S_x^b = S_y^b S_x^a$.

16 64 For the high pass fitter of Fig. 1($\pm 3(b)$, what we the sensitivities of ω_b and Q to amplifier gain A?

*16 65 For the feedback loop of Fig. 16 34(a), dat the expressions in Eqs. (16.77) and (16.78) to determine the sensitivities of ω_0 and Q relative to all passive components for the design in which $R_1 = R_2$

16.66 For the op amp-RC resonator of Fig. 16.21(b), use the expressions for ω_0 and Q given in the top row of Table 16.1 to determine the sensitivities of ω_0 and Q to all resistors and capacitors.

Section 16.10: Switched-Capacitor Filters

16.67 For the switched-capacitor input circuit of Fig. 16.35(b), in which a clock frequency of 100 kHz is used, what input resistances correspond to capacitance C_1 values of 1 pF and 10 pF?

16.68 For a dc voltage of 1 V applied to the input 1 me or cutt of Fig. 16.35(b), in which C_1 is 1 pF, what charges transferred for each cycle of the two-phase clock? I also 100-kHz clock, what is the average current drawn from a comput source? For a feedback capacitance of 10 pF was change would you expect in the output for each cycle of the clock? For an amplifier that saturates at ± 10 V and the feedback capacitor initially discharged, how many clock cycles would it take to saturate the amplifier? What sinc average slope of the staircase output voltage produces?

D 16.69 Repeat Exercise 16.31 for a clock frequency of 400 kHz

D 16.70 Repeat Exercise 16.31 for Q = 40

D 16.71 Design the circuit of Fig. 16.37(b) to real 7c at the output of the second (noninverting) integrator a maximally flat low-pass function with $\omega_{\text{AdB}} = 10^4$ rad/s and unity dogs at Use a clock frequency $f_c = 100$ kHz and select (1.1.10 pF. Give the values of C_3 , C_4 , C_5 , and C_6 . (If it is for a maximally flat response, $Q = U\sqrt{2}$ and $\omega_{\text{AdB}} = \omega_0$)

Section 16.11: Tuned Amplifiers

***16.72** A voltage signal source with a resistance $R = 10 \, \mathrm{kHz}$ is connected to the input of a common-emitter BH amp disk. Between base and emitter is connected a fund of real with

 $L=1~\mu{\rm H}$ and $C=200~\rm pF$. The transistor is biased at 1 mA and has $\beta=200$, $C_A=10~\rm pF$, and $C_{\mu}=1~\rm pF$. The transistor load is a resistance of 5 k Ω . Find ω_0 , Q, the 3-dB bandwidth, and the center-frequency gain of this single-tuned amplifier.

16.73 A coil having an inductance of 10 μ H is intended for applications around 1-MHz frequency. Its Q is specified to be 200. Find the equivalent parallel resistance R_p . What is the value of the capacitor required to produce resonance at 1 MHz? What additional parallel resistance is required to produce a 3-dB bandwidth of 10 kHz?

16.74 An inductance of 36 μ H is resonated with a 1000-pF capacitor. If the inductor is tapped at one-third of its turns and a 1-k Ω resistor is connected across the one-third part, find f_0 and Q of the resonator.

*16.75 Consider a common-emitter transistor amplifier loaded with an inductance L. Ignoring r_0 and r_z , show that for $\omega C_\mu \ll 1/\omega L$, the amplifier input admittance is given by

)
$$\omega^2 C_{\mu} L g_{\nu} + j \omega (C_{\pi} + C_{\mu})$$

(Note: The real part of the input admittance can be negative. This can lead to oscillations)

*16.76 (a) Substituting $s = j\omega$ in the transfer function T(s) of a second-order bandpass filter (see Fig. 16.16c), find $[T(j\omega)]$. For ω in the vicinity of ω , [i.e., $\omega = \omega_0 + \delta\omega - \omega_0 (1 + \delta\omega/\omega_0)$, where $\delta\omega/\omega_0 \le 1$ so that $\omega^2 = \omega_0^2 (1 + 2\delta\omega/\omega_0)$], show that, for $Q \gg 1$.

$$|T(j\omega)| \simeq \frac{|T(j\omega_0)|}{\sqrt{1+4Q^2(\delta\omega/\omega_0)^2}}$$

(b) Use the result obtained in (a) to show that the 3-dB bandwidth B, of N synchronously tuned sections connected in cascade, is

$$B = (\omega_0/Q)\sqrt{2^{1/N}} - 1$$

**16.77 (a) Using the fact that for $Q \ge 1$ the second-order bandpass response in the neighborhood of ω_0 is the same as the response of a first-order low-pass with 3-dB frequency of $(\omega_0/2Q)$, show that the bandpass response at $\omega = \omega_0 + \delta \omega$, for $\delta \omega \le \omega_0$, is given by

$$\frac{T(|\omega_0|)}{\sqrt{1+4Q^2(\delta\omega/\omega_0)^2}}$$

(b) Use the relationship derived in (a) together with Eq (16.110) to show that a bandpass amplifier with a 3-dB bandwidth B, designed using N synchronously tuned stages, has an overall transfer function given by

$$|T(y\omega)|_{\text{overall}} = \frac{|T(y\omega_0)|_{\text{overall}}}{[1+4(2^{1/R}-1)(\delta\omega/B)^2]^{N/2}}$$

(c) Use the relationship derived in (b) to find the attenuation (in decibels) obtained at a bandwidth 2B for N=1 to 5. Also find the ratio of the 30-dB bandwidth to the 3-dB bandwidth for N=1 to 5

*16.78 This problem investigates the selectivity of maximally flat stagger-tuned amplifiers derived in the manner illustrated in Fig. 16.48

(a) The low-pass maximally flat (Butterworth) filter having a 3-dB bandwidth B/2 and order N has the magnitude response

$$T = 1 / \sqrt{1 + \left(\frac{ka}{B/2}\right)}$$

where $\Omega = \text{Im}(p)$ is the frequency in the low-pass domain (This relationship can be obtained using the information provided in Section 16.3 on Butterworth filters.) Use this expression to obtain for the corresponding bandpass filter at $\omega = \omega_b + \delta \omega_b$ where $\delta \omega \leq \omega_b$, the relationship

$$|T| = t / \sqrt{1 + \left(\frac{\delta \omega}{B \times 2}\right)^{2N}}$$

(b) Use the transfer function in (a) to find the attenuation (in decibels) obtained at a bandwidth of 2B for N-1 to 5. Also find the ratio of the 30-dB bandwidth to the 3-dB bandwidth for N=1 to 5.

**16.79 Consider a sixth-order, stagger-tuned bandpass amplifier with center frequency ω_b and 3-dB bandwidth B. The poles are to be obtained by shifting those of the third-order maximally flat low-pass filter, given in Fig. 10.10(c). For each of the three resonant circuits, find ω_b , the 3-dB bandwidth, and Q.

CHAPTER 17

Signal Generators and Waveform-Shaping Circuits

Introduction 1335

- 17.1 Basic Principles of Sinusoidal
 Oscillators 1336
- 17.2 Op Amp-RC Oscillator Circuits 1342
- 17.3 LC and Crystal Oscillators 1349
- 17.4 Bistable Multivibrators 1355
- 17.5 Generation of Square and Triangular Waveforms Using Astable Multivibrators 1363

- 17.6 Generation of a Standardized
 Pulse—The Monostable Multivibrator
- 17.7 Integrated-Circuit Timers 1369
- 17.8 Nonlinear Waveform-Shaping Circuits 1374
- 17.9 Precision Rectifier Circuits 1378

Summary 1386

Problems 1387

IN THIS CHAPTER YOU WILL LEARN

- 1. That an oscillator circuit that generates sine waves can be implemented by connecting a frequency-selective network in the positive-feedback path of an amplifier
- 2 The conditions under which sustained oscillations are obtained and the frequency of the oscillations
- 3 How to design nonlinear circuits to control the amplitude of the sine wave obtained in a linear oscillator
- 4. A variety of circuits for implementing all near sine wave oscillator
- 5. How op amps can be combined with resistors and capacitors to implement precision multivibrator circuits.
- 6. How a bistable circuit can be connected in a feedback loop with an opamp integrator to implement a generator of square and triangular waveforms.
- 7. The application of one of the most popular IC chips of all time the 555 timer, in the design of generators of pulse and square waveforms
- 8. How a triangular waveform can be shaped by a nonlinear circuit to provide a sine waveform.
- How op amps and diodes can be combined to implement a variety of high-precision rectifier circuits

Introduction

In the design of electronic systems, the need frequently arises for signals having prescribed standard wavetorms, for example, sinuscidal, square, triangular, or pulse. Systems in which standard signals are required include computer and control systems where clock pulses are needed for, among other things, aming, communication systems where signals of a variety of waveforms are utilized as information carriers, and test and measurement systems where signals, again of a variety of waveforms, are employed for testing and characterizing electronic devices and circuits. In this chapte, we study signal-generator circuits.

There are two distinctly different approaches for the generation of sinusoids, perhaps the most commonly used of the standard waveforms. The first appreach, studied in Sections to 173, employs a positive-feedback loop consisting of an amphilier and an RC or L. frequency-selective network. The amplitude of the generated sine waves is limited or sa using a nonlinear mechanism, implemented either with a separate circuit or using the nonlinear ities of the amplifying device itself. In spite of this, these circuits, which generate sine waves utinging resonance phenomena, are known as linear oscillators. The name clearly distinguish, them from the circuits that generate sinusoids by way of the second approach. In these circuits, sme wave is obtained by appropriately shaping a triangular waveform. We study waveform shaping circuits in Section 178, following the study of triangular-waveform generators

Circuits that generate square, triangular, pulse (etc.) waveforms, called nonlinear oscillators or function generators, employ circuit building blocks known as multivibrators There are three types of multivibrator, the bistable (Section 17.4), the astable (Section 17.5) and the monostable (Section 176). The multivibrator circuits presented in this chapter employ op amps and are intended for precision analog applications. Bistable and monostable multivibrator circuits using digital logic gates were studied in Chapter 5

A general and versatile scheme for the generation of square and triangular waveforms s obtained by connecting a bistable multivibrator and an op-amp integrator in a feedback toap (Section 175) Similar results can be obtained using a commercially available versaline (chip the 555 timer (Section 177). The chapter includes also a study of precision circuits man implement the rectifier functions introduced in Chapter 4. The circuits studied here (Section 17.9), however, are intended for applications that demand precision, such as in instruments tion systems, including waveform generation.

17.1 Basic Principles of Sinusoidal Oscillators

In this section, we study the basic principles of the design of linear sine-wave oscillators in spite of the name linear incillator, some form of nonlinearity has to be employed to provide control of the amplitude of the output sine wave. In fact, all oscillators are essentially nonlinear circuits. This complicates the task of analysis and design of oscillators. No longer is one able to apply transform (s. plane) methods directly. Nevertheless, techniques have been developed by which the design of sinusoidal oscillators can be performed in two steps. The first step is a linear one, and frequency-domain methods of feedback circuit analysis circ be readily employed. Subsequently, a nonlinear mechanism for amplitude control can be provided.

17.1.1 The Oscillator Feedback Loop

The basic structure of a simusoidal oscillator consists of an amplifier and a frequencyselective network connected in a positive feedback loop, such as that shown in block diagram form in Fig. 17.1. Although no input signal will be present in an actual oscolator circuit, we include an input signal here to help explain the principle of operation. It is important to note that unlike the negative-feedback loop of Fig. 10 1, here the feedback signal vis summed with a positive sign. Thus the gain-with feedback is given by

$$A_{f}(s) = \frac{A(s)}{1 - A(s)\beta(s)} \tag{17.1}$$

where we note the negative sign in the denominator.

O




Figure 17.1. The brace tractate of estimate of a fleet Apolitic trades king a forest the form terind trajemes electronetwisk france as out it resists up to a systle, resists reinput six of the company to believe parametricing pell peritis.

According to the definition of own gain at hipter 10 he sept in of the resident Fig. 17 Lis. 4(5)/9(5) Howeve, for our purp ses here it is more convenient to drop the minus sign and define the loop gain L(s) as

$$L(s) = A(s)\beta(s) \tag{17.2}$$

The characteristic equation thus becomes

$$1 - L(s) = 0 ag{17.3}$$

Note that this new definition of loop gain, corresponds directly to the actual gain seen around the feedback loop of Fig. 17,1

17.1.2 The Oscillation Criterion

If at a specific frequency / the loop gain 4,7 sequil to unity it to lows from 4 q 12.1 that I will be infinite. That is, at this frequency the circuit will have a finite output for zero input signal. Such a circuit is by definition ar oscillator. Thus the condition for the feedback loop of Fig. 17.1 to provide sinusoidal oscillations of frequency ω_0 is

$$L(j\omega_0) = A(j\omega_0)\beta(j\omega_0) = 1 \tag{17.4}$$

That is at an the phase of the loop gain should be zero and the magnitude of the loop gain. should be unity. This is known as the Barkhausen eriterion. Note that for the circuit to oscillate at one frequency, the oscillation enteriors should be satisfied only at one frequency (i.e., ω_0); otherwise the resulting waveform will not be a simple sinusoid.

An intuitive feeling for the Barkhausen criterion can be gained by considering once more the feedback loop of Fig. 17.1. For this loop to produce and sustain an output it with no input applied $(x_i = 0)$, the feedback signal x_i

$$x_i = \beta x_o$$

should be sufficiently large that when multiplied by if it produces vi, that is

$$Ax_i = x_a$$

Let both the regative-feedback loop in Fig. 10.1 and the positive-feedback loop in Fig. 17.1, the loop gain I - Ip movever, the regative sign with which the fee back signal is sainteed in the negative Leadouck loop results in the characteristic equation being 1+L=0. In the postice-feedback loop, the feedback signal is summed with a positive sign, hus restating in the characteristic equation 1 - l = 0




Figure 17.2 Dependence. I the oscillator frequency stab hits on the slope of the phase response. A step phase response the large remarks discussional Artiforn agreem change in phase 30 resulting from a change (due, for example, to temperature) in a circuit component).

that is,

$$A\beta x_o = x_o$$

which results in

$$A\beta = 1$$

It should be noted that the frequency of oscillation ω is determined solely by the phase characteristics of the feedback loop, the loop oscillates at the frequency for which the phase is zero. It follows that the stability of the frequency of oscillation will be determined by the manner in which the phase $\phi(\omega)$ of the feedback loop varies with frequency A "steep" fonction $\phi(\omega)$ will result in a more stable frequency. This can be seen if one imagines a change in phase $\Delta \phi$ due to a change in one of the circuit components. If $d\phi$ due is large, the resulting change in ω_0 will be small, as illustrated in Fig. 17.2.

An alternative approach to the study of oscillator circuits consists of examining the circuit poles, which are the roots of the **characteristic equation** (Eq. 17.3). For the circuit to produce **sustained oscillations** at a frequency ω , the characteristic equation has to have roots at $s = \pm j\omega_0$. Thus $1 - A(s)\beta(s)$ should have a factor of the form $s^2 + \omega_0^2$.

EXERTORES

171 Consider a sinusoidar oscillator formed of an amplifier with a gain of 2 and a second-order handpass filter. Find the pole frequency and the center frequency gain of the filter needed to produce sustained oscillations at 1 kHz.

Ans. 1 kHz; 0.5

17.1.3 Nonlinear Amplitude Control

The oscillation condition, the Barkhausen criterion just discussed guarantees sustained escillations in a nutlien ancal serse. It is well known however that the parameters of any physical system cannot be maintained constant for any length of time. In other words, suppose we work hard to make $4\beta = 1$ at $\omega = \omega$ and then the temperature changes and 4β becomes slightly less than arms. Obstrus y oscillators will cease in this case. Conversely if they, eeds units, one flations will prove in a up at de. We illerefore need a me nameni for to sing 1/3 to remain equal to antivative devict in a timber ampried. The tisk's accomplished by providing a nonlinear circuit on a new contra-

Busically, the function of the grass onto mechanism is as follows a to local acidital oscillations will stirt, one designs the care a such that any slightly greater than unity. This corresponds to designing the caunt so that the poles in the redail died he splane. Has is the power supply is turned on, oscillators or a power implied Wire transplance reaches the desired level, the nonlinear network comes into action and causes the loop gain to be reduced o exactly unity. I other word the policy will be pulled his with maxis This action will cause the circuit to sust impose attoms if this desired implicate in torison e reason, the oop gain is reduced helow unity the amp to de or tie sine which we have the limitsh This will be detected by the nonlinear network, which will cause the loop gain to increase to exactly unity.

As will be seen, there are two basic approaches to the mode acina ion of the nonlinear implitude stabilization mechanism. The first approach makes as of a current circuit (see . Lapte 4) Oscillations are allowed to grow urtilitie implie de reaches the level to which he limiter is set. When the imiter comes life operation, the amplitude remains constant Thy jousts, the limiter should be 'soft to minimize non-hear distortion, Such distortion, nowever is reduced by the filtering action of the frequency selective notwork in the feed back loop. In fact, in one of the oscitlator circuits studied in Section 17.2, the sine was exare hard limited, the the resulting square waves are upplied to a biridpass filter present in the ecdback loop. The 'purity' of the output sire waves will be a function of the selectivity of this filter. That is, the higher the Q of the filter the essethe farmonic cortest of the sine wave output.

The other mechanism for amplitude control utilizes an element whose resistance can he controlled by the amplitude of the output's nusoid. By placing this cleme it in the feed back circuit so that its resistance determines the loop gain, the circuit can be designed to ensure that the loop gain reaches unity at the desired output amputude. Diodes, or IEETs operated in the triode region," are commonly eniployed to implement the control ecresistance element.

17.1.4 A Popular Limiter Circuit for Amplitude Control

We conclude this section by presenting a limiter circuit that is frequently employed for the amplitude control of oplamp oscillators, as well as in a variety of other applications. The circuit is more precise and versatile than those presented in Chapter 4.

He limiter circuit is shown in Fig. 17 3(1), and its transfer characteristic is depicted in 7.3(b). To see how the transfer characteristic is obtained, consider first the case of a small (close to zero) input signal and a small output voltage. , so that conspositive and r_B is negative. It can be easily seen that both diodes I_A and D_B will be off. Thus all of the

^{*} We have not studied II I Is in this book. However, the disk accompanying the book includes material on HTTs and HTT circuits. The same material can also be found on the book's website




Figure 17.3 (a) A popular limiter circuit (b) Transfer characteristic of the limiter circuit I and I is given by Eqs. (17.8) and (17.9) respectively. (c) When I is removed the initer tarms into computation with the characteristic shown.

input current $r \in R$ flows through the feedback resistance R, and the output voltage is given by

$$v_O = -(R_f/R_1)v_f (1^{-\xi})$$

This is the linear portion of the limiter transfer characteristic in Fig. 17.3(b). We now can use superposition to find the voltages at nodes. Δ and B in terms of $\pm I$ and I_{A} as

$$\frac{1}{R} + \frac{R}{R + R} + \frac{R}{R + R}$$

$$+ \frac{R_s}{R_s + R} + 1 \cdot \frac{R}{R_s + R} \tag{17.7}$$

As goes positive goes negative (Eq. 17.5) and we see from Eq. (17.7) that is will become more negative tank keeping ϕ off Equation (17.6) shows, nowever, that v_A becomes less positive. Then, if we continue to increase v_I , a negative value of v_O will be reached at which the becomes 107 Ver and diede Deconducts. It we use the constant veltage disp model for D incidence the viltage crop los the same of void which Di conducts can be found from Eq. (). This is the regarive limiting level, which we

$$\frac{i\frac{R}{R}}{R} = \frac{iD\left(1 + \frac{R}{R}\right)}{D\left(1 + \frac{R}{R}\right)} \tag{17.8}$$

The corresponding value of v_i can be found by dividing I_i by the limiter gain $-R_i/R_i$. If v_i is increased beyond this value more current is injected and 12, and a remains a approximately - I has the cutrent through B remains consumt and the idd from a diede cutrent flows through R_3 . Thus R_3 appears in effect in parallel with R_3 and the incremental gain figuring the diode resistance) is (R - V - R). To make the soperathent, in the formal circles. tic small in the limiting region, a low value should be selected for R

The transfer haracter she for negative sea, he found in a number (get heal to that just employed. It can be eas a seen that for negative and only P plays in idea is il role to that played by diode D. for positive. We can use Euro 17.7 to find the positive largeing level L.

$$\ell_{+} = V \frac{R_4}{R_5} + V_D \left(1 + \frac{R_4}{R_5} \right) \tag{17.9}$$

and the slope of the transfer characteristic in the positive limit agaicsion $s_{-}(P_{-}(R_{0}),R_{-})$ We thus see that the circuit of Eg. 17.3 a) functions as a soft limiter, with the limiting levels I , and I , and the limiting gains independently adjustable by the selection of appropriate resistor values.

Finally, we note that increasing R results in a ligher grin in the linear region white keeping I, and I are changed in the limit removing R altigether results in the transfer That acteristic of his 123(c) which is that of a comparator. That is, the circuit compares , with the comparator reference value of $0.V_{\odot} > 0$ results in $\varepsilon_{ij} = I_{\odot}$ and $\varepsilon_{ij} < 0$ yields $v_0 = L$.

EXERCISES

17.2 For the circuit of Fig. 17.3 have the $I = ISV(R_1 - 3.3) \log R = 60 \log R_2 = R = 9 \log 10 d R = R_4$ 3 ks2 find the limiting levels and the value of all which the aimiting levels are reached. Also determine ne imiter gain and the slope of the transfer characteristic in the positive and negative limiting regions. Assume that $V_D = 0.7 \text{ V}$.

Ans. ±5 93 V; ±2.97 V; -2, -0 095

17.2 Op Amp-RC Oscillator Circuits

In this section we shall study some practical oscillator circuits utilizing op amps and RC neworks.

17.2.1 The Wien-Bridge Oscillator

One of the simplest oscillator circuits is based on the Wien bridge Figure 17.4 shows a Wien-bridge oscillator without the nonlinear gain control network. The circuit consists fan op amp connected in the noninverting configuration, with a closed loop gain of 1 + R/R. In the feedback path of this positive-gain amplifier an RC network is connected. The cap gain can be easily obtained by multiplying the transfer function $\Gamma(s)/\Gamma(s)$ of the feedback network by the amplifier gain,

$$\frac{1+R}{R} = \frac{7}{7+7}$$

$$\frac{1+R}{1+7}$$

Thus,

$$L(s) = \frac{1 + R_2/R_1}{3 + sCR + 1/sCR}$$
 (17-6)


Substituting $s = j\omega$ results in

$$L(j\omega) = \frac{1 + R_2/R_1}{3 + j(\omega CR - 1/\omega CR)}$$
 (1°11)

The loop gain will be a real number (i.e. the phase will be zero) it one frequency given by

$$\omega_0 CR = \frac{1}{\omega_0 CR}$$

That is.






Figure 17.4 A Wien-bridge oscillator without amplitude stabilization.




Figure 17.5 A Wien-bridge oscil ator with a limiter used for amplitude control

To obtain sustained oscillators, it this frequency one doubt set the megratede of the pepgain to unity. This can be achieved by selecting

$$R_2/R_1 = 2 {17.13}$$

To ensure that oscillations will stirt one chooses R/R slightly greater than 2. The reader can easily verify that if $R/R = 2 + \delta$, where δ is a small number, the reots of the characteristic equation 1 - L(x) = 0 will be in the right half of the x plane.

The amplitude of oscillation can be determined and slabilized by using a nonlinear control network. Two different implementations of the amplitude-controlling function are shown in Figs. 17.5 and 17.6. The circuit in Fig. 17.5 employs a symmetrical feedback limiter of the type studied in Section 17.1.3. It is formed by chodes D and D together with resistors R, R_4 , R_5 , and R_6 . The limiter operates in the following manner. At the positive peak of the output voltage R_6 , the voltage R_6 node R_6 will exceed the voltage R_6 (which is about R_6) and diode R_6 conducts. This will clamp the positive peak to a value determined by R_8 , R_6 , and the negative power supply. The value of the positive output peak can be calculated by setting $R_6 = R_6 = R_6$. And writing a rode equation at node R_6 while neglecting the current through $R_6 = R_6$ and writing an equation at node R_6 while neglecting the current through $R_6 = R_6$ and writing an equation at node R_6 while neglecting the current through $R_6 = R_6$ and writing an equation at node $R_6 = R_6$ chosen equal to $R_6 = R_6$ and $R_6 = R_6$. Finally note that to obtain a symmetrical output waveform $R_6 = R_6$ chosen equal to $R_6 = R_6$ equal to $R_6 = R_6$.

EXERCISES

17.3 For the circuit in Fig. 17.5 (a) Disregarding the limiter circuit. find the sociation of the closed our poles (b) Find the frequency of oscillation. (c) With the limiter in place, find the amplitude of the output sine wave (assume that the diode drop is 0.7 V).

Ans. (a) $(10^5/16)(0.015 \pm j)$; (b) 1 kHz; (c) 21.36 V (peak-to-peak)

The circuit of Lig. 17.6 employs an inexpensive implementation of the piraneter variation mechanism of amplitude control. Potentiometer P is adiusted until oscillations just start to grow. As the oscillations grow, the diodes start to conduct, causing the effective resistance between a and b to decrease. Equilibrium will be reached at the output amplitude trainings the loop gain to be exactly unity. The output amplitude can be varied by adjusting potentiometer P.

As indicated in Fig. 17.6, the output is taken at point b rather than at the op-amp output terminal because the signal at b has lower distortion than that at a. To appreciate this point note that the voltage at b is proportional to the voltage at the op-amp input terminals and that the latter is a filtered (by the RC network) version of the voltage at node a. Node b nowever is a high-impedance node, and a buffer will be needed. It a load is to be connected

EXERCISES

17.4 For the circuit in Fig. 17.6 find the following: (a) The setting of potentiometer P at which oscillations just start. (b) The frequency of oscillation.

Ans. (a) $20 \text{ k}\Omega$ to ground; (b) 1 kHz

17.2.2 The Phase-Shift Oscillator

The basic structure of the phase shift oscillator is shown in Fig. 17.7. It consists of a negative gain amportier (-K) with a three-section (third-order) RC ladder network in the feedback. Incurrent will oscillate at the frequency for which the phase shift of the RC network is 50. Only at this frequency will the total phase shift around the adop be 0. or 360. Here we should note that the reason for using a three-section RC network is that three is the imminum number of sections (i.e., lowest order) that is capable of producing a 180-phase shift at a finite frequency

For oscillations to be sustained, the value of K should be equal to the inverse of the magnitude of the RC network transfer function at the frequency of oscillation. However in ensure that oscillations start, the value of K has to be chosen slightly higher than the value that satisfies the unity loop-gain condition. Oscillations will then grow in magnitude and limited by some nonlinear control mechanism.

Figure 17.8 shows a practical phase shift oscillator with a feedback limiter, consisting diodes D and D and resistors R, R, R, and R, for amphitude stabilization. To state




Figure 17.6 A Wien-bridge oscillator with an alternative method for amplitude stabilization




Figure 17.7 A phase-smft oscillator

scillations R, has to be made slightly greater from the minimum required value. Although the circuit stabilizes more rapidly and provides sine waves with more stable araphtade of P is made nucle larger than this in minimum, the price paid is an increased orapat distortion.

SKATGRE

17.5 Consider the circuit of Fig. 8.3 near the limiter. Break the feedback loop at V are find the loop gain. $tB = V(T\omega) - V(T\omega)$. To do this at use such to start at the output and work break and V the various currents and voltages, and eventually V_v in terms of V_0 .

Ans.
$$\frac{\omega \in kR}{4 + j(3\omega CR - 1/\omega CR)}$$

17.6 Like the expression derived in Exercise 1.5 to find the frequired value of R_f for oscillations to start in the circuit of Fig. 17.8. Ans. $\omega_0 = 1/\sqrt{3} \ CR; R_f \ge 12 \ R; f_0 = 574.3 \ Hz; R_f = 120 \ k\Omega$




Figure 17.8. A practical phase-shift oscillator with a limiter for amplitude stabilization

17.2.3 The Quadrature Oscillator

The quadrature oscillator is based on the two-integrator loop studied in Section 16.7. As an active filter, the loop is damped to locate the poles in the left half of the s plane. Here, no such damping will be used, since we wish to locate the poles on the 100 axis to provide sustained oscillations. In fact, to ensure that oscillations start, the poles are initially located in the right half-plane and then "pulled back" by the nonlinear gain control.

Figure 17.9 shows a practical quadrature oscillator. Amplifier 1 is connected as an inventing Miller integrator with a limiter in the feedback for amplifier 1 is connected as a noninverting integrator (thus replacing the cascade connection of the M er integrator and the inverter in the two-integrator loop of Fig. 16.25b). To understand the operation of this noninverting integrator, consider the equivalent circuit shown in Fig. 17.9(b). Here, we have replaced the integrator input voltage $|c_{OI}|$ and the series resistance 2R by the Norton equivalent composed of a current source $|c_{OI}| = 2R$ and a parallel resistance 2R. Now since $|c_{OI}| = 2C$, where $|c_{OI}|$ is the voltage at the input of op amp. 2, the current through R_I will be $(2c^2 - c^2) = R_I$, in the direction from output to input. Thus R_I gives rise to a negative input resistance, $|R_I| = 2R$, as indicated in the equivalent circuit of Fig. 17.9(b). Nominally, R_I is made equal to 2R, and thus $|R_I|$ cancels 2R, and at the input we are left with a current source $|c_{OI}| = 2R$ feeding a capacitor |C|. The result is that $|c_{OI}| = \frac{1}{R} \int_{0}^{R} dt$ and $|c_{OI}| = \frac{1}{R} \int_{0}^{R} dt$. That is, for $|R_I| = 2R$, the circuit functions as a perfect noninverting integrator |C| however, $|R_I|$ is made smaller than $|R_I|$ a net negative resistance appears in parallel with |C|




Figure 17.9 (a) A quadrature asculaterated (b) Equivalent and it the operator one 2

Returning to the oscillator circuit in Fig. 17.9(a), we note that the residence R in the positive-feedback path of op amp 2 is made variable with a nominal value of 2R. Decreasing the value of R, moves the poles to the right half-plane (Problem 17.19) and ensures that the oscillations start. Too much positive feedback although it results in hetier amplitude strongly also results in higher output distortion (because the limiter has to operate "harder.) In this regard, note that the output c_{OS} will be "purer" than c_{OS} because of the filtering action provided by the second integrator on the peak-limited purput of the first integrator.

If we disregard the limiter and break the loop at V, the loop gain can be obtained as

$$L(s) = \frac{V_{o2}}{V_s} = -\frac{1}{s^2 C^2 R^2}$$
 (17.14)

Thus the loop will oscillate at frequency ω_0 , given by

$$\omega_0 = \frac{1}{CR} \tag{17.15}$$

I mally, it should be pointed out that the name quachature oscidator is used because the circuit provides two simisoids with 90 phase difference. This is the case because the integral of circ. There are many applications for which quadrature sinusoids are required.

17.2 4 The Active-Filter-Tuned Oscillator

The last oscillator circuit that we shall discuss is quite simple both in principle and in design. Nevertheless, the approach is general and versitile and can result in high-quality tile, low distortion) output sine waves. The basic principle is illustrated in Fig. 17.10. The

Figure 17.10 Block diagram of the active-filter-tuned oscillator.

circuit consists of a high Q bandpass filter connected in a positive feedback loop with a hard limiter. To understand bow this circuit works, assume that oscillations have alreads started. The output of the bandpass filter will be a sine wave whose frequency is equal to the center frequency of the filter I_0 . The sine wave signal—is fed to the limiting evels and produces at its output a square wave whose fevels are determined by the limiting evels and whose frequency is I. The square wave in turn is fed to the bandpass filter, which ti tersout the harmonics and provides a sinusoidal output.—at the fundamental frequency I Obviously, the purity of the output sine wave will be a direct function of the selectivity of Q factor) of the bandpass filter.

The simplicity of this approach to oscillator design should be apparent. We have independent control of frequency and amplitude as well as of distortion of the output sinasoid. Any filter circuit with positive gain can be used to implement the bandpass filter. The frequency stability of the oscillator will be directly determined by the frequency stability of the bandpass-filter circuit. Also, a variety of limiter circuits (see Chapter 4) with different degrees of sophistication can be used to implement the limiter block.

Figure 17 II shows one possible implementation of the active filter-tuned oscillator. This circuit uses a variation on the bandpass circuit based on the Antoniou inductance-simulation circuit (see Fig. 16.22c). Here resistor R and capacitor C_i are interchanged. This makes the output of the lower op amp directly proportional to (in fact, twice as large as) the voltage across the resonator, and we can therefore dispense with the buffer amplifier K. The limiter used is a very simple one consisting of a resistance R, and two diodes.

577-17077-18

17.7 Using C = 16 nF find the value of R such that the circuit of Fig. 17.11 produces 1 kHz sine waves 41 the diode drop is 0.7 V, find the peak-to-peak amplitude of the output sine wave (Hint A square wave with peak to-peak amplitude of 1 volts has a fundamental component with 41π volts peak-to-peak amplitude.)

Ans. $10 \text{ k}\Omega$; 3.6 V




Figure 17.11 A practical implementation of the active-filter-tuned oscillator

17.2.5 A Final Remark

The op amp RC oscillator circlets studies are useful for operation in the large 10 Hz to 100 kHz (or perhaps 1 MHz at most). Whereas the lower frequency limit is dictated by the size of passive components required the upper limit is governed by the frequency response. and slew rate limitations of opinips if or higher frequencies, circuits that coupley transisters together with 1 C tuned circuits or crysta's are frequently used. These are fiscussed in Section 17.3.

17.3 LC and Crystal Oscillators

Oscillators utilizing transistors (EETs or BHs), with LC funed circuits or clystals as feed. back elements, are used in the frequency range of '00 kHz to handreds of meganettz. They exhibit higher O than the RC types. However, LC osci Litors, he cifficult to time over wide ranges, and crystal oscillators operate at a single frequency.

17.3.1 LC-Tuned Oscillators

Figure 17.12 shows two commonly used configurations of LC tuned oscillators. They are known as the Colpitts oscillator and the Hartley oscillator. Both utraze a para lel I C circuit connected between co fector and base i ir between drain and gate if a 1f I is used) with a fraction of the tuned-circuit voltage fed to the emitter (the source in 1944). This

Of course transistors can be used in place of the oplamps in the circuits fist studied. At higher frequencies, however, better results are obtained by by Cotune core ans and crisials




Figure 17.12. Two commonly used contigurations of I.C. tuned oscillators. (a) Co. pitts and (b) flartes

feedback is achieved by way of a capacitive divider in the Colpitts oscillator and by way of an inductive divider in the Hartley circuit. To focus attention on the oscillators structure, the bias details are not shown. In both circuits, the resistor R models tag combination of the losses of the inductors, the load resistance of the oscillator, and the output resistance of the transistor.

If the frequency of operation is sufficiently low that we can neglect the transistor capacitances, the frequency of oscillation will be determined by the resonance frequency of the parallel-tuned circuit (also known as a tank circuit because it behaves as a reservoir for energy storage). Thus for the Colpitts oscillator we have

$$\boldsymbol{\omega}_0 = 1 / \sqrt{L\left(\frac{C_1 C_2}{C_1 + C_2}\right)}$$
 (17.16)

and for the Hartley oscillator we have

$$\omega_0 = 1/\sqrt{(L_1 + L_2)C}$$
 (17.17)

The ratio I = I or C = C determines the feedback factor and thus must be adjusted in conjunction with the transistor gain to ensure that oscillations will start. To determine the oscillation condition for the Colpitts oscillator, we replace the transistor with its equivaient circuit, as shown in Fig. 17-13. To simplify the analysis, we have neglected the transistor capacitance (_ ((_, for a FLT) Capacitance (_, ((_ for a LFT), although not shown, can be considered to be a part of C. The input resistance of (infinite for a FFT) has also been neglected, assuming that at the frequency of oscillation $r_{\tau} \gg \epsilon 1/\omega \epsilon$). Finally, as mentioned earlier, the resistance R includes r of the transistor

To find the loop gain, we break the loop at the transistor base, apply an input voltage 1. and find the returned voltage that appears across the input terminals of the transistor We then equate the loop gain to unity. An alternative approach is to analyze the circuit and elim mate all current and voltage variables, and thus obtain one equation that governs circuit operation. Oscillations will start if this equation is satisfied. Thus the resulting equation will give us the conditions for oscillation.

Figure 17.13 Equivalent circuit of the Colpitts oscillator of Fig. 17.12(a). To simplify the analysis, C_{μ} and e_{π} are neglected. We can consider C_{π} to be part of C_2 , and we can include e_{σ} in R

A node equation it he transis of collector mode to a fle circuit 1 in 17 B y class

Since $k_+ \neq 0$ (oscillations have started) if can be eliminated and the equation can be real ranged in the form

$$-1 \cdot C_2 + s^2 (LC_2/R) + s(C_1 + C_2) + \left(g_m + \frac{1}{R}\right) = 0$$
 (17.18)

Substituting solution gives

$$= \mathcal{L}_{R} + \frac{1}{R} - \frac{\mathcal{O}\left(C\right)}{R} + \epsilon \left(\mathcal{O}\left(C\right) + C\right) + \mathcal{O}\left(C\right) + \left(C\right) = 0 \tag{1.19}$$

For oscillations to start, both the real and imaginary parts must be zero. Equating the imaginary part to zero gives the frequency of oscillation as

$$\omega_{c} = 1 \sqrt{I \left(\frac{C_{c}C_{c}}{C_{c} + C_{c}} \right)}$$
 (1.720)

which is the resonarce frequency of the tank circuit, as anticipated 4 Equating the real part to zero together with Eq. (17.20) gives

$$C = g_1 R \tag{17.21}$$

$$g_n R + C = C \qquad (17.5)$$

 $^{^4}$ H $_2$, is take i into account, the frequency of oscillation can be shown to shift slightly roln the value given by Eq. (17.20).




Figure 17.14 Complete circuit for a Colpits oscillator

As oscillations grow in amplitude, the transistor's nonlinear characteristics reduce the effective value of g, and, correspondingly, reduce the loop gain to unity, thus sustaining the oscillations.

Analysis similar to the foregoing can be carried out for the Hartley circuit (see later Exercise 17 x). At high frequencies, more accurate transistor models must be used. Alternatively, the τ parameters of the transistor can be measured at the intended frequency ω_{τ} and the analysis can then be carried out using the 1-parameter model (see Appendix () This is usually simpler and more accurate, especially at frequencies above about 30% of the transistor f_T

As an example of a practical LC oscillator, we show in Fig. 17.14 the circuit of a Colpits oscillator, complete with bias details. Here the radio-frequency choke (RFC) provides a high reactance at ω_0 but a low do resistance.

Finally, a few words are in order on the mechanism that determines the amplitude of oscillations in the LC tuned oscillators discussed above. Unlike the op-amp oscillators that incorporate special amplitude-control circuitry, I C-tuned oscillators utilize the nonlinear to κ_t characteristics of the BTI (the t_t) - characteristics of the FFT) for amplitude control Thus these LC-tuned oscillators are known as self-timiting oscillators. Specifically, as me oscillations grow in amplitude, the effective gain of the transistor is reduced below its smalsignal value. I ventually, an amplitude is reached at which the effective gain is reduced to the point that the Barkhausen criterion is satisfied exactly. The amplitude then remains constant at this value.

Rehance on the nonlinear characteristics of the BJT (or the FFT) implies that the collector (drain) current waveform will be nonlinearly distorted. Nevertheless, the output voltage signal will still be a sinusoid of high purity because of the filtering action of the LC-tuned circuit Detailed analysis of amplitude control, which makes use of nonlinear-circuit techniques, is beyond the scope of this book

- 17.8 Show that for the Hartley oscillator of Fig. 17.12(b), the frequency of oscillation is given by Eq. (17–7) and that for oscillations to start $g_m R > (L_1/L_2)$
- D17.9 Using a BT bia ed at r_0 in A destinate alphits oscillator to operate at r_0 in Left and Silver r_0 and assume that the coil r_0 variable has a Q of 100 (this can be represented by a resistance in r_0 and that for the BJT, $r_0 = 100 \text{ k}\Omega$. Find C_2 and T_3

Ans to be jet 100 jet to somewhat median a sound to used to allow oscillations to grow in amplitude).

17.3.2 Crystal Oscillators

A prezentectric crystal, such as quartz exhibits electrorized mica it so it cold a acteristics that are very stable (with time and temperature) and highly selective having very high glactors). The circ nt symbol of a crystal is shown in Fig. 17. Stabling dissequivalent encount model is given in Fig. 17. (8(b)). The resonance properties are characterized by a letterized time I (i.e., light as lendreds of henrys), a very small series conductance I (i.e., small as 0.0008 pf.), a series resistance I representing a Q-actor $\partial I/I$ that can be as high as a few hundred thousand, and a parallel apacitative I (i.e., proof it as it tapicator I) represents the electrostatic conaciting obstacles the two parallel plate of the crystal Note that $C_P \triangleright C_S$.




Figure 17.15 A prezidentite crystal (a) C resit so also, (b) Equation C cont (c) Co of reacting versus frequency [note that, neglecting the small resistance r, $Z_{crystal} = jX(\omega)$].

Since the Q factor is very high, we may neglect the resistance r and express the crystal impedance as

$$Z(s) = 1 / \left[s C_p + \frac{1}{sL + 1/sC_i} \right]$$

which can be manipulated to the form

$$Z(s) = \frac{1}{sC_p} \frac{s^2 + (1/LC_s)}{s^2 + [(C_p + C_s)/LC_sC_p]}$$
(17.23)

From Eq. (17.23) and from Fig. 17.15(b), we see that the crystal has two resonance frequencies: a series resonance at a

$$\omega_s = 1/\sqrt{LC_s}$$
 (17.24)

and a parallel resonance at ω_0

$$\omega_p = 1 / \sqrt{L\left(\frac{C_s C_p}{C_s + C_p}\right)}$$
 (17.25)

Thus for $s = i\omega$ we can write

$$Z(j \omega) = -j \frac{1}{\omega C_p} \left(\frac{\omega^2 - \omega_s^2}{\omega^2 - \omega_p^2} \right)$$
 (17.26)

From Eqs. (17.24) and (17.25) we note that $\omega > \omega$. However, since $C_i \gg C_i$, the two resonance trequencies are very close. Expressing $Z(\gamma\omega) = i \Lambda(\omega)$, the crystal reactance $\Lambda(\omega)$ will have the shape shown in Fig. 17 15(c). We observe that the crystal reactance is inductive over the very narrow frequency band between ω and ω_r . For a given crystal, this frequency band is well defined. Thus we may use the crystal to replace the inductor of the Colpits oscillator (Fig. 17 12a). The resulting circuit will oscillate at the resonance frequency of the erystal inductance I with the series equivalent of C and C + C + C + C) Since Cis much smaller than the three other capacitances, it will be dominant and

$$\omega_0 \simeq 1/\sqrt{LC_s} = \omega_s \tag{17.27}$$

In addition to the basic Colpitts oscillator, a variety of configurations exist for crysta, oscil ators. Figure 17.16 shows a popular configuration (called the Pierce oscillator) utilizing 1 CMOS inverter (see Section 13.2) as an amplifier. Resistor R, determines a de operating point in the high-gain region of the VIC of the CMOS inverter Resistor R together with capacitor (provides a low-pass filter that discourages the circuit from oscillating at a higher harmonic of the crystal frequency. Note that this circuit also is based on the Colpits configuration.

The extremely stable resonance characteristics and the very high Q factors of quartz crystals result in oscillators with very accurate and stable frequencies. Crystals are available with resonance frequencies in the range of a few kilohertz to hundreds of megahertz. Temperature coefficients of m of 1 or 2 parts per million (ppm) per degree Celsius are achievable. Infortunately, however, crystal oscillators, being mechanical resonators, are fixed-frequency circuits.




Figure 17.16 A Pierce crystal oscillator utilizing a CMOS inverter as an amplif er

EXERCISES

17/10 N2 MHz quartz crystal is specified to have for CS2 in C = 0.042 pl = - 4 pt and to see O.22 Find f_s , f_m and Q. Ans. 2.015 MHz; 2 018 MHz, 55,000

17.4 Bistable Multivibrators

In this section we begin the stedy of waveform generating circuits of the other type in onlinear oscillators or function generators. These devices make use of a special class of circuits known as multivibrators. As mentioned eather, there are three types of multivibrator bistable monastable, and astable. This section is concerned with the first, the bistable multivibrator \

As its name indicates, the bistable multivihrator has two stable states. The circuit can remain in either stable state indefinitely and rioves to the other stable state only when appropriately triggered.

17.4.1 The Feedback Loop

Britability can be obtained by confecting a de amplifier in a positive feedback loop has ing a loop gain greater than unity such a feedback loop is shown in Fig. 17.12, it consists of an op amp and a resistive voltage divider in the positive-feedback path. To see how histability is obtained, consider operation with the positive-input terminal of the op amp near ground potential. It is a reasonable starting point, since the circuit has no external excitation

Digital importer tations of multivibrators were presented in Chapter 18. Here we are interested in implementations utilizing op amps.




Figure 17.17 A positive-feedback loop capable of bistable operation.




Figure 17.18 A physical analogy for the operation of the bistable circuit. The ball cannot remain at the top of the hill for any length of time (a state of unstable equilibrium or metastability); the inevitably present disturbance will cause the ball to fall to one side or the other, where it can remain indefinitely (the two stable states)

Assume that the electrical noise that is crevitably present in every electronic cacait causes. small positive increment in the voltage. This incremental signal will be amputed by the large open loop gain tool the opamp, with the result that a much greater signal will appear in the op amp's output voltage. The voltage divider (R. R.) will feet a lincon $\beta = R - (R + R)$ of the cutput signal back to the positive input terminal of the opamp it 1β is greater than unity, as is usually the case, the fed-back signal will be greater than the original increment in. This is concrat, a process continues until eventually the opamp saltrates with its output vo tage at the positive saturation, level 1. When this happens, the colt age at the positive-input termina. Becomes I(R) = R + R(r), which is positive and thus keeps the op amp in positive schiration. This is one of the two stalle states of the circuit

In the description above we assumed that when a was near zero voits, a positive more-the op amp would have ended up saturated in the negative direction with $\epsilon = I$ and $L_1R_1/(R_1+R_2)$. This is the other stable state.

We thus conclude that the circuit of Eg. 17.17 has two stable states one with the opimp in positive saturation and the other with the optamp in negative saturation. The organican exist in either of these two states indefinitely. We also note that the circuit calmot exist in the state for which is 0 and a 0 for any rength of time. This is a state of mistable equilib ranic (a so known as a metastable state), any disturbance, such as that caused by electrical noise, causes the bistable circuit to switch to one of its two slable states. This is n shirp contrast to the case when the feedback is negative, causing a virtual short creat to appear between the oplamp's input terminals and maintaining this virtual short circuit in the face of disturbances. A physical analogy for the operation of the histable circuit is depicted in Fig. 17 18

17.4.2 Transfer Characteristics of the Bistable Circuit

The cuestion naturally ar sex as to now we can make the bistable circuit of Eq. 17 17 clime state. To help answer this crucial question, we derive the trinsfer characteristics of the histable. Reference to Fig. 17.17 indicates that either of the two circuit nodes that are connected to ground can serve is in input terminal. We investigate both possibilities

Ligare 17 D(a) shows the bistable circuit with a voltage capplied to the inverting input term hal of the op amp. To derive the transfer characteristic (i), assume that (i) is at one of its two possible levels say I and thus BI Now is a sincreased from 0 V we can see from the circuit that nothing happens in the reactes a value equal to - (i.e. $\beta l \rightarrow \Delta s$) begins to exceed this value a net negative contact develops between the input ferminals of the op amp. This voltage is implified by the open loop gain of the op amp, and this is goes negative. The voltage divider in turn causes v. to go negative, thus increasing the net negative input to the op amp and keeping the regenerative process going. This process culminates in




Figure 17-19 (a) The bistable circuit of Fig. 17.17 with the negative input terminal of the op amp disconrected from ground and connected to manipuls goal , (h) The transfer characteristic of the case of in (a) for there ising v_f (e) The transfer characteristic for decreases. (d) The complete transfer characteristics

the op amp saturating in the negative direction, that is, with $c_{ij} + I_{ij}$ and, correspondingly BL It is easy to see that increasing a further has no effect on the acquired state of the histable circuit Figure 17 19(b) shows the transfer characteristic for increasing. Onserthat the characteristic is that of a comparator with a threshold voltage denoted. Where $V_{TH} = \beta L_{*}$.

Next consider what happens as is decreased. Since now BI, we see that the cr cuit remains in the negative-satural on state until . goes negative to the point that it equals BL As a goes below this value, a net positive voltage appears between the op amp's apart terminals. This voltage is amplified by the op-amp gain and thus gives rise to a post ve voltage at the op amp's output. The regenerative action of the positive-feedback loop then sets in and causes the circuit eventually to go to its positive-saturation state, in which L, and - 31 The transfer characteristic for decreasing is shown in Fig. 17 19(c) Here again we observe that the characteristic is that of a comparator, but with a threshold voltage $V_{TT} = \beta L_{-}$

The complete transfer characteristics. of the circuit in Fig. 17 19(a) can be obtained by combining the characteristics in Fig. 17 19(b) and (c), as shown in Fig. 17 19(d). As not cated, the circuit changes state at different values of a depending on whether as increasing or decreasing. Thus the circuit is said to exhibit misteresis, the width of the hysteresis is me difference between the high threshold I and the low threshold I. Also note that the bistable circuit is in effect a comparator with hysteresis. As will be shown shortly, adding hysteresis to a comparator's characteristics can be very beneficial in certain applications Finally, observe that because the bistable circuit of Fig. 17.19 switches from the positive state (-1) to the negative state (-1) as -1 is increased past the positive threshold. the circuit is said to be inverting. A pistable circuit with a noninverting transfer characteristic will be presented shortly.

17 4.3 Triggering the Bistable Circuit

Returning now to the question of how to make the bistable circuit change state, we observe from the transfer characteristics of Fig. 17 19(d) that if the circuit is in the I, state it can be switched to the I state by applying an input of value greater than $I_{\perp} = \beta I_{\perp}$. Such an input causes a net negative voltage to appear between the input terminals of the op amp which initiates the regenerative cycle that culminates in the circuit switching to the L. stable state. Here it is important to note that the input a merely initiates or triggers regeneration I hus we can remove with no effect on the regeneration process. In other words, coan be samply a purse of short duration. The input signal is thus referred to as a trigger signal or simply a trigger.

The characteristics of Fig. 17 19(d) indicate also that the bistable circuit can be switched to the positive state (, - / .) by applying a negative trigger signal of magnitude greater than that of the negative threshold V_{TL} .

17.4.4 The Bistable Circuit as a Memory Element

We observe from Fig. 17, 9(d) that for input voltages in the range $V_{ij} < \phi < V_{ij}$, the output can be either I, or I. depending on the state that the eneut is already in. Thus, for this input range, the oraput is determined by the previous value of the trigger signal (the figer signal that caused the circuit to be in its current state). Thus the circuit exhibits memory Indeed, the bistable multivibrator is the basic memory element of digital systems, as we have seen in Chapter 15. I mady note that in analog circuit applications, such as the ones of concern to us in this chapter, the histable circuit is also known as a Schmitt trigger

17.4.5 A Bistable Circuit with Noninverting **Transfer Characteristics**

The basic bistable feedback to porting 17.17 can be used to derive a circuit with noninverting transfer character stics by applying the input signal of (the trigger signal) to the terminal of R, that is connected to ground. The resulting circuit is shown in Fig. 17 20(a). To obtain the transfer characteristics we first employ superposition to the linear circuit formed by R_1 and R_2 , thus expressing v_* in terms of v_I and v_O as

$$= \frac{R_2}{R_1 + R_2} + v_O \frac{R_1}{R_1 + R_2} \tag{17.28}$$

From this equation we see that it the circuit is in the positive stable state with [1], positive values for a will have no effect. To trigger the circuit into the Listate. In usr be made negative and of such a value as to make a decrease below zero. Thus the low threshold I in can be found by substituting in Eq. (17.28) $v_0 = L_s$, $v_* = 0$, and $v_t = V_{rt}$. The result is

$$V_{TL} = -L_{*}(R_1/R_2) \tag{17.29}$$

Similarly Eq. (17.28) indicates that when the circuit is in the negative output state t=T/tnegative values of . Will make more negative with no effect on operation. To initiate the regeneration process that causes the circuit to switch to the positive state. I must be made to go slightly positive. The value of that causes this to happen is the high threshold voltage U_{ij} , which can be found by substituting in Eq. (17.28) πI_{ij} and πI_{ij} . The result is

$$V_{TH} = -L (R_1/R_2) {17.30}$$

The complete transfer characteristic of the circuit of Fig. 17 20(a) is displayed in Fig. 17 20(b). Observe that a positive triggering signal - (of value greater than 1) reauses the circuit to switch to the positive state ℓ goes from I to I_{ij} . Thus the transfer characteristic of this circuit is noninverting.




Figure 17-20 (a) A histable circuit derived from the positive-feedback loop of Fig. 17-17 by applying γ , through R_1 (b) The transfer characteristic of the circuit ii (a) is noninverting it compare it to the inverting characteristic in Eg. 17, 9d i

17 4.6 Application of the Bistable Circuit as a Comparator

The comparator is an analog-circuit building block that is used in a variety of app a tier. ranging from detecting the level of an input signal relative to a preset threshold value, i the design of analog-to-digital (A/D) converters. Although one normally thinks of the comparator as having a single threshold value (see Fig. 17.21a), it is useful in many appr cations to add hysteresis to the comparator characteristics. If this is done, the comparator exhibits two threshold values. I and I is symmetrically placed about the desired refer ence level, as indicated in Fig. 17.21(b). Usually 1 and 1 are separated by a small amount, say 100 mV.

To demonstrate the need for hysteresis, we consider a common application of comparators. It is required to design a circuit that detects and counts the zero crossings of an arbtrary waveform. Such a function can be implemented using a comparator whose threshold is set to 0 V. The comparator provides a step change at its output every time a zero crossing occurs. Each step change can be used to generate a pulse, and the pulses are fed to a counter circuit.




Figure 17-21 (a) Brock diagram representation and transfer character stic for a comparator having a relative ence of threshold voltage Y_k (b) Comparator characteristic with hysteresis




Figure 17-22 distrators the Acid States of Community of the Community of t interference.

Imagine now what happens if the signal being processed has a as it usually dies have interference superimposed on it say of a frequency much higher than that of the sign ii. It follows that the signal might cross the zero axis a number of times around each of the zero-crossing points we are trying to detect, as shown in Lig. 17.22. The comparator would thus change state a number of times at each of the zero crossings, and our count would obviously be in error. However, it we have an idea of the expected peak to peak amputade of the interference, the problem can be solved by introducing hysteres's of appropriate width in the comparator characteristics. Then if the input signal is increasing in magintude, the comparator with hysteresis will remain in the lew state until the input level even it, owing to interference the signal decreases below . The comparator will switch to the low state only if the input signal is decreased below the low threshold I. ... The situation is illustrated in Fig. 7.22. from which we see that including hysteresis in the comparator characteristics provides an effective means for rejecting interference (thus providing another form of filtering).

17 4.7 Making the Output Levels More Precise

The output levels of the bistable circuit can be made more precise than the saturation voltages of the op amp are by cascading the op amp with a limiter circuit (see Section 4.6 for a discussion of limiter circuits). Two such arrangements are shown in Fig. 17.23




Figure 17-23 Limiter circuits are used to obtain more precise output levels for the bistable circuit. In both circuits tac value it should be chosen to vie dithe current required for the proper operation of the zener diodes. (a) For his circuit l = l + l and l = (l + l), where l_1 is the forward diode drop. (b) For this circuit l = l + l, l =
EXERCISES

- D1711 The op amp in the bistable circuit of Fig. 1.19(a) has output saturation voltages of $\pm 13 \text{ V}$. Design the circuit to obtain threshold voltages of $\pm 5 \text{ V}$. For $R_1 = 10 \text{ k}\Omega$, find the value required for R_2 .

 Ans. $16 \text{ k}\Omega$
- D17.12 If the op amp in the circuit of Fig. 17.20(a) has ± 10 -V output saturation levels, design the circuit to obtain ± 5 -V thresholds. Give suitable component values.

 Ans. Possible choice: $R_1 = 10 \text{ k}\Omega$ and $R_2 = 20 \text{ k}\Omega$
- 17.13 Consider a bistable circuit with a noninverting transfer characteristic and let $I_{\perp} = I_{\parallel} = 0.0$ and $I_{\parallel} = I_{\parallel} = 5$ V. If $I_{\parallel} = 1$ is a triangular wave with a 0.V average, a 10.V peak amplitude, and a 1-ms period, sketch the waveform of $I_{\parallel} = 0.0$ Find the time interval between the zero crossings of I_{\parallel} and $I_{\parallel} = 0.0$.
 - Ans. v_{ij} is a square wave with 0-V average, 10-V amplitude, and 1-ms period and is delayed by 125 μ s relative to v_{ij}
- 17.14 Consider an op amp having saturation levels of ± 12 V used without feedback, with the inverting input terminal connected to +3 V and the noninverting input terminal connected to +4 Characterize its operation as a comparator. What are L_+ , L_- , and L_R , as defined in Fig. 17.21(a)?

 Ans. +12 V; -12 V; +3 V
- 1715 In the circuit of Fig. 17.20(a), let $L_{\perp}=L_{\perp}=10$ V and $R_{\parallel}=1$ kΩ. Find a value for R_{2} that gives a hysteresis of 100-mV width.

 Ans. 200 kΩ

A

17.5 Generation of Square and Triangular Waveforms Using Astable Multivibrators

A square waveform can be percented by arranging to a histable maltis brittor to switch. states periodically. This can be done by correcting the bistable music brador with an RC circut in a feedback toop is shown in high 2004, it more that the million for his in inverting transfer characteristic and can't as be reasced in 2016 as 1.11 from 1 in results in the circuit of Eg. (*24) by West as stone strong that I all out the contract strong states and thus is appropriately named an astable multivibrator

At this point we wish to remind the reader if it is perfect out it is a west to employ on many occasions in the following few sections. A capaciter C that is charging or discharging through a resistance R toward a final voltage V has a voltage $\psi(t)$.

$$v(t) = V_{\infty} - (V_{\infty} - V_{0+}) e^{-t/T}$$

where V_{0+} is the voltage at t = 0+ and $\tau = CR$ is the time constant

17 5.1 Operation of the Astable Multivibrator

To see how the astable multivibrative perites retent 1 24 and of the original of the bistable multiv brator be it one of is two possible levels six of pache to and charge toward this level through resistor R. Thus the vol. 16 in 1881 (1991) is proportion the negative input terminal of the ep amp and this is denoted as which exponentially toward I with a time constant r of R. Meinwl. Ic the violage of the postove operations. nal of the op amp is the Sturbon we continue at the experior colliner reaches the positive threshold I - . 21 , at which point the historic multivibrator with




Figure 17.24 (a) Comochina chistople in the forms in exemptor estere strategies of the trick is present in Received. results in a square-wave generator




Figure 17-24 (Continued) (b) The creat obtained when the bistable multivibrator is implemented with the circuit of Fig. 17 (4) (c) Waveforms at various nodes of the circuit in (b). If is circuit is called in a stable multivibrator.

switch to the other stable, state, in which $v_0 = L_1$ and $v_+ = \beta L_2$. The capacitor will then start discharging, and its voltage, ε , will decrease exponentially toward L_1 . This new state will prevail until ε reaches the negative threshold $V_T = \beta I_1$, at which time the bistable multivibrator switches to the positive-output state, the capacitor begins to charge, and the cycle repeats itself.

From the preceding description we see that the astable circuit oscillates and produces a square waveform at the output of the op amp. This waveform, and the waveforms at the two input terminals of the op amp, are displayed in Fig. 17.24(c). The period I of the square wave can be found as follows. During the charging interval T, the voltage—across the capacitor at any time t, with t = 0 at the beginning of T, is given by (see Appendix E).

$$v_{-} = L_{+} - (L_{+} - \beta L_{+})e^{-i/\tau}$$

where $\tau = CR$. Substituting $v_{\perp} = \beta L$, at $t = T_1$ gives

$$T_1 = \tau \ln \frac{1 - \beta(L_-/L_+)}{1 - \beta}$$
 (17.31)

Similarly, during the discharge interval T_2 the voltage v_- at any time t, with t = 0 at the beginning of T_2 , is given by

Substituting: βL at t = T gives

$$T_2 = \tau \ln \frac{1 - \beta (L_*/L_-)}{1 - \beta}$$
 (17.32)

Equations (17.31) and (17.32) can be combined to obtain the period I = I + I. Normally $L_{+} = -L_{-}$, resulting in symmetrical square waves of period T given by

$$T = 2\tau \ln \frac{1+\beta}{1-\beta} \tag{17.33}$$

Note that this square-wave generator can be made to have variable frequency by switching different capacitors C (usually in decades, and by cent mously adjusting R eto obtain continuous frequency control within each decade of frequency. Also the waveform across C can be made almost triangular by using a small value for the parameter β . How ever, triangular waveforms of superior linearity can be easily generated using the scheme discussed next.

Before leaving this section, however, note that although the astable circuit has no stable states, it has two quavi-stable states and remains in each for a time interval determined by the time constant of the RC network and the thresholds of the bistable multivibrator


- 17.16. For the circuit in Fig. 17.24(b), let the op-amp saturation voltages be $\pm 10 \text{ V}$, $R = 100 \text{ k}\Omega$, $R_2 = R 1$ M Ω and $C = 0.01 \,\mu$ F. Find the frequency of oscillation. Ans. 274 Hz
- 17.17 Consider a modification of the circuit of Fig. 1° 24(b) in which R_1 is replaced by a pair of diodes connected in parallel in opposite directions. For $L_{\infty}=-L_{\infty}=12$ V, $R_{\infty}=R=10$ k Ω , C=0.1 μ F, and the diode voltage as a constant denoted V_D , find an expression for frequency as a function of V_D If U, =0.70 V at 25 C with a IC of 2 mV C, find the frequency at 0 C, 25 C, 50 C, and 100 C Note that the output of this circuit can be sent to a remotely connected frequency meter to provide a digital readout of temperature.

Ans. $f = 500 \ln \left[(12 + F_D) - (12 - F_D) \right] \text{ Hz.} 3995 \text{ Hz.} 4281 \text{ Hz.} 4611 \text{ Hz.} 5451 \text{ Hz}$

17.5.2 Generation of Triangular Waveforms

The exponential waveforms generated in the astable circuit of Fig. 17.24 can be changed to triangular by replacing the low-pass RC circuit with an integrator (The integrator is after all, a low-pass circuit with a corner frequency at de) The integrator causes linear charging and discharging of the capacitor, thus providing a triangular waveform. The resulting officer is shown in Fig. 17.25(a). Observe that because the integrator is inverting, it is necessary to invert the characteristics of the bistable circuit. Thus the bistable circuit required here is at the noninverting type and can be implemented using the circuit of Fig. 17.20

We now proceed to show how the feedback loop of Fig. 17.25(a) oscillates and generates a triangular waveform . at the output of the integrator and a square waveform . at the utput of the bistable circuit. Let the output of the bistable circuit be at L. A current equal to L, R will flow into the resistor R and through capacitor C, causing the output of the integrator to linearly decrease with a slope of I. (R. as shown in Fig. 17.25(c). This will continue until the integrator output reaches the lower threshold I - of the bistable circuit, it which point the bistable circuit will switch states, its output becoming negative and equactor L. At this moment the current through R and C will reverse direction, and its value will become equal to I - R. It follows that the integrator output will start to increase linearly with a positive slope equal to L = CR. This will continue until the integrator output voltage reaches the positive threshold of the bistable circuit, T , At this point the bistable circuit






Figure 17-25. A general scheme for generating triangular and square waveforms

switches, its output becomes positive (L), the current into the integrator reverses direction, and the output of the integrator starts to decrease linearly, beginning a new cycle

From the discussion above, it is relatively easy to derive an expression for the period I of the square and triangular waveforms. During the interval I, we have, from Fig. 17.25(c).

$$\frac{V_{TH} - V_{TI}}{T_1} = \frac{L_*}{CR}$$

from which we obtain

$$T_1 = CR \frac{V_{7H} - V_{7L}}{L_+} \tag{17.34}$$

Similarly, during T_2 we have

$$\frac{I \cdot \dots \cdot I}{I} = \frac{I}{CR}$$

from which we obtain

$$T_{7} = CR \frac{V_{7H} - V_{7L}}{-L} \tag{17.35}$$

Thus to obtain symmetrical square waves we design the historiese result to have I = -I

EXERCISES

D17.18 Consider the circuit of Fig. 17.25(a) with the histable circuit realized by the circuit in Fig. 17.20(a). If the oplamps have saturation veltages of $\pm 10~\mathrm{V}$ and if a capacitor ($\approx 0.01~\mathrm{gd}$ and a resistor R=-10 $k\Omega$ are used, find the values of R and R, (note that R) and R, are associated with the histable circuit of Fig. 17 20a) such that the frequency of oscillation is 1 kHz and the triangular waveform has a 10 V peak-to-peak amplitude.

Ans. 50 k Ω ; 20 k Ω

17.6 Generation of a Standardized Pulse—The Monostable Multivibrator

In some applications the need arises for a pulse of known height and width generated in response to a trigger signal. Because the width of the pulse is predictable, its trailing edge can be used for timing purposes that is, to initiate a particular task at a specified time. Such a standardized pulse can be generated by the third type of multivibrator, the monostable

The monostable multivibrator has one stable state in which it can remain indefinitely. It also has a quasi-stable state to which it can be triggered and in which it stays for a predetermined interval equal to the desired width of the output pulse. When this interval expires, the monostable multivibrator returns to its stable state and remains there, awaiting another triggering signal. The action of the monostable multivibrator has given rise to its alternative name, the one shot.




Figure 17.26 (a) An op amp monostable circuit (b) Signal waveforms in the circuit of (a)

Figure 17 26(a) shows an op-amp monostable circuit. We observe that this circuit is an augmented form of the astable circuit of Fig. 17.24(b). Specifically, a clamping diode D is added across the capacitor C, and a trigger circuit composed of capacitor C_2 , resistor R_3 , and diode D_2 is connected to the noninverting input terminal of the op amp. The circuit operates as follows. In the stable state, which prevails in the absence of the triggering signa, the output of the op amp is at L, and diode D is conducting through R, and thus clamping the voltage R. age ψ_{θ} to one diode drop above ground. We select R_4 much larger than R, so that diode Dwill be conducting a very small current and the voltage - will be very closely determined by the voltage divider R_1 , R_2 . Thus $C_1 = \beta I_1$, where $\beta = R_1 - (R_1 + R_2)$. The stable state is maintained because βL_* is greater than V_{D1} .

Now consider the application of a negative-going step at the trigger input and refer to the signal waveforms shown in Fig. 17.26(b). The negative triggering edge is coupled to the cathode of diode D_2 via capacitor C_2 , and thus D_2 conducts heavily and pulls node C down If the trigger signal is of sufficient height to cause v_e to go below v_B , the op amp will see a net negative input voltage and its output will switch to I. This in turn will cause ϵ to go negative to βL , keeping the op amp in its newly acquired state. Note that D_2 will then cut off. thus isolating the circuit from any further changes at the trigger input terminal

The negative voltage at A causes D to cut off, and C_i begins to discharge exponentially toward L with a time constant $C(R_3)$. The monostable multivibrator is now in its quasi-stable state, which will prevail until the declining - goes below the voltage at node C, which is βI At this instant the op-amp output switches back to I and the voltage at node C goes back to βL_{\star} Capacitor C then charges toward L until diode D turns on and the circuit returns to its stable state.

From Fig. 17.26(b), we observe that a negative pulse is generated at the output during the quasi-stable state. The duration T of the output pulse is determined from the exponential waveform of $v_{B^{\pm}}$

$$v_B(t) = L_1 - (L_1 - V_{D1})e^{-t/C_1R_3}$$

by substituting $v_B(T) = \beta L_{-1}$

$$\beta l = l - l = l$$

which yields

$$T = C_1 R_3 \ln \left(\frac{V_{D1} - L_2}{\beta L_2 - L_2} \right)$$
 (17.36)

For $V_{D1} \ll |L_{-}|$, this equation can be approximated by

$$T \simeq C_1 R_3 \ln\left(\frac{1}{1-\beta}\right) \tag{17.37}$$

Finally, note that the monostable circuit should not be triggered as in thit capacitor of has been recharged to the otherwise the resulting output passe will be shorter than normal. This recharging time is known as the recovery period. Circuit techniques exist for shortening the recovery period.

EXERCISES

17.19 For the monostable circuit of Fig. 17.26(a), find the value of R, that will result at a 100 μ s output pulse for $C_1=0.1~\mu$ F, $\beta=0.1, V_D=0.7~V$, and $L_+=-L_-=12~V$. Ans. 6171 Ω

17.7 Integrated-Circuit Timers

Commercially available integrated circuit packages exist that contain the balk of the circuitry needed to implement monostable and astable multivibrators with precise characteristics. In this section we discuss the most popular of such ICs, the 555 timer. Introduced in 1972 by the Signetics Corporation as a bipolar integrated circuit, the 855 is also available in CMOS technology and from a number of manufacturers.

17.7.1 The 555 Circuit

Figure 17.27 shows a block diagram representation of the 555 timer circuit [for the actual circuit, refer to Grebene (1984)]. The circuit consists of two comparators, an SR flip flop, and a transistor Q, that operates as a switch. One power supply (k-1) is required for operation, with the supply voltage typically 5 V. A resistive voltage divider, consisting of the three

In a recent article in IEEE Spectrum (May 2008), the 555 was selected as one of the 25 Microchips That Shook the World."




Figure 17-27. A back diagram representation of the internal circuit of the 855 integrated circuit timer

equal-valued resistors labeled R, is connected across V, and establishes the reference (threshold) voltages for the two comparators. These are $V_{TL} = \frac{1}{3}V_{CC}$ for comparator 1 and $V_{TL} = \frac{1}{3}V_{CC}$ for comparator 2.

We studied SR fl.p-flops in Chapter 15. For our purposes here we note that an SR flip-flop is a bistable circuit having complementary outputs, denoted Q and Q. In the set state the output at Q is "high" (approximately equal to I) and that at Q is "low" (approximately equal to 0). In the other stable state, termed the reset state, the output at Q is low and that at Q is high. The flip-flop is set by applying a high level (I) to its set input terminal, labeled S. To reset the flip-flop a high level is applied to the reset input terminal labeled S. Note that the reset and set input terminals of the flip flop in the 555 circuit are connected to the outputs of comparator 1 and comparator 2, respectively.

The positive input terminal of comparator 1 is brought out to an external terminal of the 555 package, labeled Threshold Similarly, the negative input terminal of comparator 2 is connected to an external terminal labeled Trigger, and the collector of transistor Q is connected to a terminal labeled Discharge. Finally, the Q output of the flip flop is connected to the output terminal of the timer package, labeled Out.

17.7.2 Implementing a Monostable Multivibrator Using the 555 IC

Figure 17.28(a) shows a monostable multivibrator implemented using the 555 IC together with an external resistor R and an external capacitor C. In the stable state the flip-flop will be in the reset state, and thus its Q output will be high, turning on transistor Q. Transistor Q will be saturated and thus A, will be close to A, resulting in a low level at the output of comparator 1. The voltage at the trigger input terminal, labeled A, and thus the output of comparator 2 also will be low. Finally, note that since the flip flop is in the reset state, Q will be low and thus A, will be close to A.






Figure 17 28 (a) The 555 timer connected to implement a monostable multivibrator. (b) Waveforms (1th, creating)

0

To trigger the monostable multivibrator, a negative input palse is applied to the trigger input terminal As . . . goes below 1 - the output of comparator 2 goes to the high le e thus setting the flip-flop. Output Q of the flip-flop goes high, and thus a goes nigh, and it put () goes low, turning off transistor () (apacitor (now begins to charge up through resistor R, and its voltage — rises exponentially toward I —, as shown in Fig. 17.28(b), T_1 monostable multivibrator is now in its quasi-stable state. This state prevails until reaches and begins to exceed the threshold of comparator $1, 1, \dots$, at which time the output of compar ator I goes high, resetting the flip-flop. Output \bar{Q} of the flip flop now goes high and turns of transistor Q. In turn, transistor Q, rapidly discharges capacitor C, causing. To ge to o.) Also, when the flip-flop is reset, its Q output goes low, and thus , goes back to 0.1. The monostable multivibrator is now back in its stable state and is ready to receive a new ingger-

From the description above we see that the monostable multivibrator produces an output pulse γ as indicated in Fig. 17.28(b). The width of the pulse T is the time interval that in monostable multivibrator spends in the quasi stable state, it can be determined by reference to the waveforms in Fig. 17.28(b) as follows. Denoting the instant at which the trigger pulse is applied as t = 0, the exponential waveform of . can be expressed as

$$v_C = V_{CC}(1 - e^{-t/(R)}) \tag{17.38}$$

Substituting $v_C = V_{TH} = \frac{2}{3}V_{CC}$ at t = T gives


$$T = CR \ln 3 = 1.1 CR \tag{17.39}$$

Thus the pulse width is determined by the external components C and R which can be selected to have values as precise as desired.

17.7.3 An Astable Multivibrator Using the 555 IC

Figure 17 29(a) shows the circuit of an astable multivibrator employing a 555 ft two external resistors, R_0 and R_0 , and an external capacitor () To see how the circuit operates, refer to the waveforms depicted in Fig. 17.29(b). Assume that initially () is discharged and the flip. flop is set. Thus ϵ_{ij} is high and Q_{ij} is off. Capacitor ϵ_{ij} will charge up through the series combination of R, and R, and the voltage across it, . , , will rise exponentially toward Γ . As crosses the level equal to 1%, the output of comparator 2 goes low. This, however, has no effect on the circuit operation, and the flip flop remains set. Indeed, this state continues and reaches and begins to exceed the threshold of comparator 1, 1.—At this instant of time, the output of comparator I goes high and resets the flip flop. Thus ", goes low, Q goes high, and transistor Q is turned on. The saturated transistor Q causes a voltage of approxmately zero volts to appear at the common node of R, and R. Thus C begins to discharge through R_n and the collector of Q. The voltage σ decreases exponentially with a time constant (R_n toward 0 N When r reaches the threshold of comparator 2, T , the output of comparator 2, goes high and sets the Hip-Hop. The output then goes high, and O goes low. turning off Q. Capacitor C begins to charge through the series equivalent of R and R_n and its voltage rises exponentially toward $V_{i,j}$ with a time constant $C(R_j + R_R)$. This rise continues until . reaches L , , at which time the output of comparator I goes high, resetting the flip-flop, and the cycle continues.

From the description above we see that the circuit of Fig. 17 29(a) oscillates and produces a square waveform at the output. The frequency of oscillation can be determined as follows






Figure 17.29 (a) The 555 times cornected to a please the instable mattable in the Wisconson of the circuit in (a)

Reference to Fig. 17.29(b) indicates that the output will be high during the interval $T_{\rm c, B}$ which : , rises from $V_{\rm T}$ to $V_{\rm TD}$. The exponential rise of $V_{\rm TD}$ can be described by

$$v_C = V_{CC} - (V_{CC} - V_{TL})e^{-t/C(R_A + R_B)}$$
(174)

where t=0 is the instant at which the interval T_H begins. Substituting $v_C=V_{TH}=1$ at $t=T_H$ and $V_{TL}=\frac{1}{3}V_{CC}$ results in

$$T_H = C(R_A + R_B) \ln 2 \approx 0.69 C(R_4 + R_B)$$

We also note from Fig. 17.29(b) that γ_c will be low during the interval T, in which γ_{th} from V_{TH} to V_{TL} . The exponential fall of ψ_C can be described by

where we have taken t=0 as the beginning of the interval T. Substituting $v_{t}=V_{t}$ at $t=T_{L}$ and $V_{TH}=\frac{2}{3}V_{CC}$ results in

$$T_L = CR_B \ln 2 \simeq 0.69 \ CR_B$$

Equations (17.41) and (17.43) can be combined to obtain the period T of the output square wave as

$$T = T_H + T_L = 0.69 C(R_A + 2R_B)$$
 (17.44)

Also, the duty cycle of the output square wave can be found from Eqs. (1741) and (1743)

Duty cycle
$$\equiv \frac{T_H}{T_H + T_L} = \frac{R_A + R_B}{R_A + 2R_B}$$
 (17.45)

Note that the duty cycle will always be greater than 0.5 (50%), it approaches 0.5 if R_0 is selected to be much smaller than R_n (unfortunately, at the expense of supply current)

EXERCISES

17.20 Using a 10-nF capacitor C, find the value of R that yields an output pulse of 100 μs in the monostable circuit of Fig. 17.28(a).

Ans. 9.1 kΩ

D17.21 For the circuit in Fig. 1° 29(a), with a 1 nF capacitor, find the values of R₄ and R₆ that result in an oscillation frequency of 100 kHz and a duty cycle of 75%.

Ans. 7.2 kΩ 3.6 kΩ

17.8 Nonlinear Waveform-Shaping Circuits

Diodes or transistors can be combined with resistors to synthesize two-port networks having arbitrary nonlinear transfer characteristics. Such two-port networks can be employed in

waveform shaping that is, a talleging the waveform of an input's 26 it in a presented man her to produce a waveform of a ces red slope at the cutput. In this section we construte this application by a centerete example, the sine-wave shaper. This is a circuit whose purpose is to change the waveform of an a pet treater wave stable a sine wave. It ough simple the sine-wave shaper is a principal by company or a distribution of the characteristics. This method of general 12 sinc war es strong that the restrict of the second aters (Sections 17.1.17.3) Almough nearose dors pro they are not convenient at very low frequencies. Also be in the convenient at very low frequencies. Also be in the convenient at very low frequencies. Also be in the convenient at very low frequencies. to tune over wide frequency ranges. In the following we discuss two distinctly different techniques for designing sine wave shipers

17.8.1 The Breakpoint Method

In the breakpoint method the desired northwar transcription, or or make the line function shown in Fig. 17 30 ris implemented is a precedure of the first to the exas switches that turn on at the various breakpoots of the tomster of a cost of the soutch ing into the circuit add tona resisters that callso the firestern noter is no to change slope.

Consider the circuit shown in Fig. 17.31(a). It consists of a chain of resistors connected across the entire symmetrical voltage supply $+V_1 - V$. The purpose of this voltage divider is to generate reference voltages that will serve to detect and enterpolition from the characteristic. In our example these reference voltages are denoted $+V_2$, $+V_1$, $-V_1$, $-V_2$. Note that




Figure 17:30 I sargia comment sa iso factor decident decides per o major was contained Smusoid




Figure 17.31 (a) A three expensions was shaper (b) The input that a magnetism and evaluate approximately sinusoidal waveform

the entire circuit is symmetrical, driven by a symmetrical triangular wave and general by a symmetrical sine-wave output. The circuit approximates each quarter cycle of the sine wave by three straight line segments, the breakpoints between these segments are determined by the reference voltages V_1 and V_2 .

The circuit works as follows. Let the input be the triangular wave shown in Fig. 17 310). and consider first the quarter-cycle defined by the two points labeled 0 and 1. When the hpill signal is less in magnitude than for none of the diodes conducts. Thus zero current flows through R_3 , and the output voltage at B will be equal to the input voltage. But is the input rises to 1 and above D. cass anied ideal) begins to conduct. Assuming that the conducting D_2 behaves as a short circuit, we see that, for $v_i > V_1$,

$$v_O = V_1 + (v_I - V_1) \frac{R_5}{R_4 + R_5}$$

This implies that as the input continues to rise above I, the output follows but will a reduced slope. This gives rise to the second segment in the output waveform, as shown in Fig. 1.3 I(b). Note that in developing the equation above we have assumed that the ress tances in the voltage divider are low enough in value to cause the voltages 1, and 1, to be constant independent of the current coming from the input.

Next consider what happens as the voltage at point B reaches the second breakpoint deter mined by J = At this point D conducts, thus limiting the output - to J (plus, of course the voltage drop across D if it is not assumed to be ideal). This gives rise to the third segment which is flat, in the output waveform. The overall result is to "bend" the waveform and shape it into an approximation of the first quarter-cycle of a sine wave. Then, beyond the

peak of the input triangular wave, as it a input valuage decreases, the process at to ds, the output becoming progressively more like the input. Finally, when the input goes safficiently negative, the process begins to repeat at $-V_1$ and $-V_2$ for the negative half code

Although the circuit is relatively simple, its performance is surprished a word. A measure at anothers usually taken is to grantify the main of the oldput's new are by specifying the percentage total harmonic distortion (AID) 15 to safe potentice of the rms voltage of all harmonic competerts above the fundament for a contrally a the frequency of the triangular waves to the rms voltage of the findament lose to to aprelled there by 2% one reason for the good performance of the finde of the leave of the arthur and median the nonideal i -characteristics of the dides it at s > cst + cst + cs fit cometion diode as it goes into forward conduction. The consequence so with a second resolution of the consequence of from one line segment to the next

Practical implementations of the breakpoint site was sauger employees to be a local ments (compared with the three used in the example above). Also, tra-sistors are usually employed to provide more versatility in the design, with the goal being increased precision and lower THD (see Grebene, 1984, pages 592-595).

17.8.2 The Nonlinear-Amplification Method

The other method we discuss for the conversion of a triangular wave into a sine wave is based on feeding the trangular wave to the input of an amplifier having a nonlinear transfer characteristic that approximates the sine function. One such amplifier circuit consists of a differential part with a resistance cornected between the two emitters, as shown in Fig. 17.32. With appropriate choice of the values of the bias current I and the resistance R, the differential amplifier can be made to have a transfer characteristic that closely approximates that shown in Fig. 1. 30. Observe that for sinal the transfer characteristic of the circuit of Fig. 17.32 is almost linear as a sine wavet frm is near its zero crossings. At large values of the nonlinear character sties of the BITs reduce the zon of the amputier and cause the transfer characteristic to bend, approximating the sine wave as it approaches its peak (More details on this circuit can be tound in Circbene, 1984, pages \$95, 897 i.




Figure 17.32. Venture it dipore with an initial dege of home resistance escal to be plented to transa dar wave to see while converer operation of the relied he graph will described by 1 _ 1/

D17-22 The circuit in Fig. 1-17-22 is required to provide a three-segment approximation to the nonlinear i characteristic, r = 0.1 where r is the voltage in volts and r is the current in milhamperes. Find the values of R = Rs and R, such that the approximation is perfect at $\sim 2 \times 4 \times$ and $8 \times 4 \times$ error in current value at v = 3 V, 5 V, 7 V, and 10 V. Assume ideal diodes.




Figure E17.22

Ans. 5 k Ω , 1.25 k Ω , 1.25 k Ω , -0.3 mA, +0.1 mA, -0.3 mA, 0

17.23. A detailed analysis of the circuit in Fig. 7.32 shows that its optimum performance occurs when the variates of I and R are selected so that RI = 2.51 , where I_{J} is the thermal voltage. For this design if Ipeak amplitude of the input triangular wave should be 6.61, and the corresponding sine wave across R has a peak value of 2 421. For I=0.25 mA and $R_{\rm r}=10~{\rm k}\Omega$ find the peak amplitude of the sine wave output v_O . Assume $\alpha = 1$.

Ans. 4,84 V

17.9 Precision Rectifier Circuits

Rectifier circuits were studied in Chapter 4, where the emphasis was on their application in power supply design. In such applications, the voltages being rectified are usually much greater than the diode voltage drop rendering the exact value of the diode drop unimportant to the proper operation of the rectifier. Other applications exist, however, where this is not the case. For instance, in instrumentation applications, the signal to be rectified can be of a very small amplitude, say 0.1 V, making it impossible to employ the conventiona text for circuits. Also, in instrumentation applications, the need arises for rectifier circuits with very precise transfer characteristics.

In this section we study circuits that combine diodes and op amps to implement a variety of rectifier circuits with precise characteristics. Precision rectifiers, which can be consideed a special class of wave shaping circuits, find application in the design of instrumentation systems. An introduction to precision rectifiers was presented in Chapter 4. This materal however, is repeated here for the reader's convenience.

17 9.1 Precision Half-Wave Rectifier—The "Superdiode"

figure 17.33(a) shows a precision half-wave rectifier circuit consisting of a diode placed in the negative feedback path of an op amp, with R being the rectifier load resistance. The circuit works as follows. If a goes positive, the output voltage and the op amp will ge positive and the diode will conduct, thus establishing a closed feedback path between the op amp's output terminal and the negative input terminal. This negative feedback path wil

0




Figure 17.33 (a) The "superdiode" precision half-wave rectifier; (b) its almost id. Transfer characteristic niently buffered, an added advantage

cause a virtual short circuit to appear between the two input term reals of the open ap. Thus the voltage at the negative input terminal which is also the out on costage. We explain to within a few millivolts) that at the positive input terminal, which is the reput voltage.

Note that the offset voltage () 15 V exhibited in the simple half wave rectifier circuit is relating present. For the op-amp circuit to start operation () has to exceed () a circuit is small voltage equal to the dode drop divided by the op-anip's pen loop 2 in in other words, the straight-line transfer character size () almost passes through the origin. This makes this circuit suitable for applications involving very small signals

Consider now the case when γ goes negative. The optimp's output voltage—will tend to tollow and go negative. This will reverse-bias the diode, and no current will flow through resistance R, causing—, to remain equal to 0.V. Thus for $\gamma > 0$. Since in this case the diode is off, the optimp will be operating in an open-loop fashion and its output will be at the negative saturation level.

The transfer characteristic of this circuit will be that shown in Fig. 17.33(n), which is almost identical to the ideal characteristic of a half-wave rectifier. The non-deal diode characteristics have been almost completely masked by placing the diode in the negative feedback path of an op amp. This is another dramatic application of negative feedback. The combination of diode and op amp, shown in the dashed box in Fig. 17.33(a) is appropriately referred to as a "superdiode."

As usual, though, not all is well. The circuit of Fig. 17.33 has some disadvantages. When it goes negative and (i) the entire magnitude of appears between the two input terminals of the opamip. If this magnitude is greater than a few volts, the opamip may be damaged unless it is equipped with what is called "overvoltage protection" to feature that most modern IC opamips have). Another disadvantage is that when it is negative, the opamip will be saturated. Although not harmful to the opamip, saturation should usually be avoided, since getting the opamip out of the saturation region and back into its anear region of operation requires some time. This time delay will obviously slow down circuit operation and limit the frequency of operation of the superdiode half-wave-rectifier circuit.

17.9.2 An Alternative Circuit

An alternative precision rectifier circuit that does not suffer from the disadvantages mentioned above is shown in Fig. 17.34. The circuit operates in the following manner. For




Figure 17.34 (a) At improve the soon of the precision half wive rectifier. Diode (1) is included the sequence for 2 the off times. I the rectifier diode (1) this present is it is amp from saturating (b) The transfer characteristic for $R_2 = R_1$.

positive—, dode D—conducts and closes the negative-feedback loop around the oparity λ virtual ground therefore will appear at the inverting input terminal and the opan p(s) usposes will be exampled at one diode drop below ground. This negative voltage will keep diedel off and no current will flow in the feedback resistance R—It follows that the rectifier supply voltage will be zero.

As goes negative the voltage at the inverting input terminal will tend to go negative eausing the voltage at the optimp's output terminal to go positive. This will cause D to be reverse-biased and nence to be cut off. Diode D, however, we conduct through R, this establishing a negative-feedback path ino and the optimp and forcing a virtual ground to appear at the inverting input terminal. The current through the feedback resistance R, we equal to the current through the input resistance R. Thus for R, R, the output voltage is will be

0

$$v_O = -v_t \quad v_t \leq 0$$

The transfer characteristic of the circuit is shown in Fig. 17.34(b). Note that while he situation for the circuit shown in Fig. 17.33, here the slope of the characteristic can be setto my desired value, including unity by selecting appropriate values for R_{\perp} and R_{\parallel}

As incritioned before, the major advantage of the improved half-wave rectilier circit is that the feedback hop around the op ampremains closed at a ctimes. Hence the op ampremains in its linear operating region, avoiding the possibility of saturation and the associated time delay required to "zet out" of saturation. Diode D. "catches" the op ampoulpit voltage as it goes negative and clamps is to one diode drop below ground, hence D. is called a "eatching diode."

17.9 3 An Application Measuring AC Voltages

As one of the mary possible applications of the precision rectifier circuits discassed in this section, consider the basic act voltmeter circuit shown in Fig. 17.35. The circuit consists of a half-wave rectifier—formed by optamp X, diodes D, and D, and resistors R_t and R_t —and a first-order row pass filter—formed by optamp X, resistors R_t and R_t —and capacitor C for an input sinusoid having a peak amplitude of $E(R_t)$. It is in be shown using Fourier series analysis that the waveform of $E(R_t)$ has an average value of the $E(R_t)$ in addition the




Figure 17.35 A simple a to the transfer of the transfer of a little of det low-pass filter,

- 17.24 Consider the operational reconstructions per late a management of the Constitution of the Constituti mV/IV and IV what is the college that is a title except, and a lane a the output of he opsimp? Assume that the optimp of ideas at that it is the artificial of the artificial Vidrop at 1 m Vourrent and the college from 1 modes by 6.1 Viver decode its irrent manife Ans. 10 mV, 0.51 V; 1 V, 1.7 V, 0 V, -12 V
- 17.25 If the diode in the circuit of Fig. 17.33 aris revised is a fix the transfer enumeries seed and a function of v/2

Ans. $v_O = 0$ for $v_I \ge 0$; $v_O = v_I$ for $v_I \le 0$

17.26 Consider the circuit in Fig. 17.34 a) with K = -852 and P = 10.852 Find R = 10.852 Find and the visitize at the amplifer output for (1) 10 m V and (1) Assume the ip amply he ideal with saturation voltages of + 2.3. The divides have 0.7-3 voltage drops of 1 m/s and the voltage drop changes by 0.1 V per decade of current change

Ans. 0 V, -0.vm7 V; 0.1 V, 0.6 V; 10 V, 10.7 V

17.27.11 the diodes in the circuit of Fig. 7.34 a) he reversed, what is the transfer characteristic as a function of v/?

Ans. $v_O = -(R_2/R_1)v_I$ for $v_I \ge 0$; $v_O = 0$ for $v_I \le 0$

17.28 Find the transfer characteristic for the circuit in Fig. E17 28




Figure E17.28 **Ans.** $v_O = 0$ for $v_I \ge -5$ V; $v_O = -v_I - 5$ for $v_I \le -5$ V

harmonics of the frequency mot the uput signal. To reduce the amplitudes of ad these harmon es to negl gible levels, the corner frequency of the low pass filter should be coored. be much smaller than the lowest expected frequency to of the input sine wave. This each is

Then the output voltage v_2 will be mostly dc, with a value

$$V_2 = -\frac{V_p}{\pi} \frac{R_2}{R_1} \frac{R_4}{R_3}$$

where $R_{\perp}R_{\parallel}$ is the degain of the low pass filter. Note that this voltmeter essentially near sures the average value of the negative parts of the input signal but can be calibrated to provide rms readings for input sinusoids.

17.9.4 Precision Full-Wave Rectifier

We now derive a circuit for a precision full wave rectifier. From Chapter 4 we know that full-wave rect fication is achieved by inverting the negative halves of the input signal wave form and applying the restating's ghal to another diode rectifier. The outputs of the two rectifters are their joined to a common road. Such an arrangement is depicted in Eq. 1736. which also shows the wavel rims at various nodes. Now replacing diode D, with a super diode and replacing diode D, and the inverting ampatier with the inverting precision harwave rectifier of Fig. 17.34 but without the catching diode, we obtain the precision fulwave-rectifier circuit of Fig. 17.37(a).

To see how the circuit of Fig. 17.37(a) operates, consider first the case of positive input at A. The output of A_2 will go positive, turning D_2 on, which will conduct through R_1 and thus close the feedback loop around V. V virtual short circuit will thus be established between the two input terminals of A and the voltage at the negative-input terminal, which is the output voltage of the creant will become equal to the input. Thus no current will flow through R and R, and the veltage at the inverting input of X will be equal to the input and hence positive. Therefore the output terminal (1) of A will go negative until A saturates This causes D_1 to be turned off.

Next consider what happens when A 2008 negative. The tendency for a negative voltage at the negative input of A. clases Eto rise, making D. conduct to sapply R. and allowing the feedback loop around A to be closed. Thus a virtual ground appears at the negative input of A_1 , and the two equal resistances R_1 and R_2 force the voltage at C, which is the output




Figure 17.36 Principle of full-wave rectification.





Figure 17-37 (a) Piccisan tire valent title in 1 se recent to the second characteristic of the circuit in (a)

to be deal except for octput saturation a = 2 V WI is constructing, care but a mA cach double exhibits a voltage drop of 0. V and this voltage of inges by 0. A per decide of current change Find v_O , v_E , and v_F corresponding to $v_I = \pm 0.1 \text{ V}$, $\pm 10 \text{ V}$, $\pm 10 \text{ V}$, and $\pm 10 \text{ V}$ **Ans.** +0.1 V, +0.6 V, -12 V; +1 V, +1.6 V, -12 V; +10 V, +10.7 V, -12 V; +0.1 V, -12 V, +0.63 V; +1 V, -12 V, +1.63 V; +10 V, -12 V, +10.73 V D17 30. The block diagram shown in Fig. E17 30(a) gives another possible attangen ent for implementing the absolute value or full wave rectifier operation depicted symbolically in Fig. E. 33 (b). The block diagram consists of two boxes, a half-wave rectifier, which can be implemented by the circuit in Fig. 17.34(a) after reversing both diodes, and a weighted inverting summer. Convince yourse I that this block diagram does in fact tealing the absolute value operation. Then draw a



voltage, to be equal to the negative of the input voltage at A and thus positive. The combination of positive voltage at C and negative voltage it A causes the output of A To saturate in the negative direction, thus keeping D₂ off.



Figure 17.38 Use of the diode bridge in the design of an ac voltmeter.

The were result is possessed for the association as represented by the traisfer character star in Eq. 1.37 h., this piece starts of course a result of parent the dodes at ip impleted back loops, this traisking of a mideralics. This circuit is one of many possible accision full-wave-rectifier or absolute-value circuits. Another related imprementation, the function is examined in Exercise 17.30.

17 9.5 A Precision Bridge Rectifier for Instrumentation Applications

The bridge rectifier circuit studied in Chapter 4 can be combined with an operator provide useful precision circuits. One such arrangement is shown in Fig. 17.38. This circuit causes careful equal to R to the stationals the movement of the M. It is the meter provides a read of that is proport or a to do exercise of the absolute value of the imput voltage. At the nonideables of the incite and of the dodes are masked by placing the bridge or all in the negative-feedback loop of the opening. Observe that when u_4 is positive careful lows from the opening output through D_1 , M, D_3 , and R. When u_4 is negative, consint flows not the epoch proportion of R/I. At and II. This the feedback loop remains cased both the polarities of u_4 . The resulting virtual short circuit at the input terminals of be opining closes a replica of u_4 to appear across R. The circuit of Fig. 17.38 provides are fixed according to the factor of the polarities of u_4 to appear across R. The circuit of Fig. 17.38 provides are fixed according to the factor of the polarities of u_4 to appear across R. The circuit of Fig. 17.38 provides are fixed according to the factor of the factor of the polarities of u_4 to appear across R. The circuit of Fig. 17.38 provides are fixed according to the factor of the factor o

EXERCISES

D1731 In the circuit of Fig. 7 (8) in (1) ε + ∞ f # (3) i would cause he incert a provide a het season cada 12 he is he impart of ε = 18 he sace of 8 V in safetim or VII are ε = in V 86 Ω (10) ε ment (10) if ε = 3 in ε = 80 Ω and it provides (10) ε = k (k) lection vicin the inverse called thorizing (1) sand the interpretation of interpretation (1) and the time of discharge relation (1) and the time of discharge relation (1) V disps vicine and interpretation (1) Ans. 45 kΩ, +855 V; -855 V.

17.9.6 Precision Peak Rectifiers

Including the diode of the peak rectifier studied in Chapter 4 inside the negative-recuback loop of an op amp, as start is 132 1339, results in a precision peak rectifier. The diode op amp combination will lete est you with superdoide of his 1-33(a). Operation of the elecution lig 17.39 squite sire of sound for the relation the comput voltage the opamply diverhed do nother losing the nest a contract indicating the optimp to act as a follower. The original contact will their the section of the approximation of the opamp supplying the capacitor children are to disprocession; bucsuit, the aparticules its peak value. Beyond the positive reak the opial plant see to 2.0 for the perfect its input termina's Thus its applied go egalocit the dartest even adviced de will turn off. Except for possible discharge through the load resistance, the capacitor will retain a voltage equal to the positive peak of the input. Inclusion of a load resistance is essential if the circuit is required to detect reductions in the magnitude of the positive peak

17.9.7 A Buffered Precision Peak Detector

When the peak detector s required to hold the cause of the peak for any at once the content should be buffered, as shown in the circuit of Fig. 2.45 Here, and A. When should have high input impedince and sow input bias enterties on a today is obtact. The remainder of the creut is quite sto far to creat while cell at their contract while diode it is the essent and ode to the peak cell the first pend or saide that it is eastern. mg die de to prévent negative salurat in and the issociated de avis i topian pi A. Da lighte. holding state, follower A supplies havit as according through R. The opinit of optimp-A will then be clamped at one diode drop be withe input contage. Now if the lipat increases above the value stored on C. which is espaid to the carput so tize ... opanio A. sees




Figure 17 39 A precision pero retrier obtailed by pro- meanite trade thank up it is a p




Figure 17.40 A buffered precision peak rectifier.




Figure 17.41 A precision clamping circuit

a net positive input that drives its output toward the positive saturation level turning in diode D. Diode D. is then turned on and capacitor C is charged to the new positive peak to the input, after which time the circuit returns to the holding state. Finally, note that this circuit cuit has a low-impedance output

17 9 8 A Precision Clamping Circuit

By replacing the diode in the clamping circuit studied in Chapter 4 with a superdiode like precision clamp of Fig. 17.41 is obtained. Operation of this circuit should be self-expanators

Summary

- There are two distinctly different types of signal generator: the linear oscillator, which utilizes some form of resonance, and the nonlinear oscillator or function generator, which employs a switching mechanism implemented with a multivibrator circuit
- · A linear oscillator can be realized by placing a frequencyselective network in the feedback path of an amplifier (an op amp or a transistor). The circuit will oscillate at the frequency at which the total phase shift around the loop is zero, provided that the magnitude of loop gain at this frequency is equal to, or greater than, unity.
- in in an oscillator the magnitude of loop gain is greater than unity, the amplitude will increase until a nonlinear amplitude-control mechanism is activated
- The Wien-bridge oscillator, the phase-shift oscillator, the quadrature oscillator, and the active-filter-tuned oscillator are popular configurations for frequencies up to about 1 MHz These circuits employ RC networks together with op amps or transistors. For higher frequencies, LC-tuned or crystal-tuned oscillators are utilized. A popular configuration is the Colpitts circuit
- Crystal oscillators provide the highest possible frequency accuracy and stability.
- There are three types of multivibrator: bistable, monostable, and astable. Op-amp circuit implementations of multis brators are useful in analogic rount apply cations that require high precision.

- The bistable multivibrator has two stable states and co remain in either state indefinitely. It changes state who triggered. A comparator with hysteresis is bistable
- A monostable multivibrator, also known as a one sha has one stable state, in which it can remain indebtately When triggered, it goes into a quasi-stable state it which it remains for a predetermined interval, thus general ne at its output, a pulse of known width
- An astable multivibrator has no stable state. It coullates between two quasi-stable states, remaining in each for a predetermined interval. It thus generates a periode waveform at the output
- A feedback loop consisting of an integrator at d a bist be multivibrator can be used to generate it it is a and square waveforms
- The 555 timer, a commercially available it can be sed with external resistors and a capacitor to implement met quality monostable and astable multivibrators
- A sine waveform can be generated by feeding a tripp, at waveform to a sine-wave shaper. A sine-wave shaper can be implemented either by using diodes (or traissions) in 1 resistors, or by using an amplifier having a new loss transfer characteristic that approximates the sine function
- Diodes can be combined with op amps to implement precision rectifier circuits in which negative feed back serves to mask the nonidealities of the diode characteristics

Problems involving design are marked with D throughout the text. As well, problems are marked with asterisks to describe their degree of difficulty. Difficult problems are marked with an asterisk (*); more difficult problems with two asterisks (**); and very challenging and/or time-consuming problems with three asterisks (***)

Section 17.1: Basic Principles of Sinusoidal Oscillators

*17.1 Consider a sinusoidal oscillator consisting of an amplifier having a frequency-independent gain A (where A is positive) and a second-order bandpass filter with a pole frequency ω_0 , a pole Q denoted Q, and a center-frequency gain K.

(a) Find the frequency of oscillation, and the condition that A and K must satisfy for sustained oscillation.

(b) Derive an expression for $d\phi/d\omega$, evaluated at $\omega = \omega_0$

(c) Use the result of (b) to find an expression for the perunit change in frequency of oscillation resulting from a phase-angle change of $\Delta \phi$, in the amplifier transfer function

Hint:
$$\frac{d}{dx}(\tan^{-1}y) = \frac{1}{1+x^2} \frac{dy}{dx}$$

17.2 For the oscillator described in Problem 17.1, show that, independent of the value of A and K, the poles of the circuit lie at a radial distance of ω_b . Find the value of AK that results in poles appearing (a) on the $j\omega$ axis, and (b) in the right-half of the s plane, at a horizontal distance from the $j\omega$ axis of $\omega_b/(2Q)$.

D 17.3 Sketch a circuit for a sinusoidal oscillator formed by an ideal op amp connected in the noninverting configuration and a bandpass filter implemented by an RLC resonator (such as that in Fig. 16.18d). What should the amplifier gain be to obtain sustained oscillation? What is the frequency of oscillation? Find the percentage change in ω_0 resulting from a change of +1% in the value of (a) L, (b) C, and (c) R.

17.4 An oscillator is formed by loading a transconductance amplifier having a positive gain with a parallel RLC circuit and connecting the output directly to the input (thus applying positive feedback with a factor $\beta=1$). Let the transconductance amplifier have an input resistance of 10 k Ω and an output resistance of 10 k Ω . The LC resonator

has $L = 10 \,\mu\text{H}$, $C = 1000 \,\text{pF}$, and Q = 100. For what value of transconductance G_m will the circuit oscillate? At what frequency?

17.5 In a particular oscillator characterized by the structure of Fig. 17.1, the frequency-selective network exhibits a loss of 20 dB and a phase shift of 180° at ω_0 . What is the minimum gain and the phase shift that the amplifier must have for oscillation to begin?

D 17.6 Consider the circuit of Fig. 17.3(a) with R_f removed to realize the comparator function. Find suitable values for all resistors so that the comparator output levels are ± 6 V and the slope of the limiting characteristic is 0.1. Use power-supply voltages of ± 10 V and assume the voltage drop of a conducting diode to be 0.7 V.


D 17.7 Consider the circuit of Fig. 17.3(a) with R_f removed to realize the comparator function. Sketch the transfer characteristic Show that by connecting a dc source V_B to the virtual ground of the op amp through a resistor R_B , the transfer characteristic is shifted along the v_I axis to the point $v_I = -(R_1/R_B)V_B$. Utilizing available ±15-V dc supplies for $\pm V$ and for V_B , find suitable component values so that the limiting levels are ± 5 V and the comparator threshold is at $v_I = +5$ V. Neglect the diode voltage drop (i.e., assume that $V_D = 0$). The input resistance of the comparator is to be 100 kΩ and the slope in the limiting regions is to be ≤ 0.05 V/V. Use standard 5% resistors (see Appendix H).

17.8 Denoting the zener voltages of Z_1 and Z_2 by V_{Z1} and V_{Z2} and assuming that in the forward direction the voltage drop is approximately 0.7 V, sketch and clearly label the transfer characteristics $v_{CT}v_I$ of the circuits in Fig. P17.8. Assume the op amps to be ideal.

Section 17.2: Op Amp–RC Oscillator Circuits

17.9 For the Wien-bridge oscillator circuit in Fig. 17.4, show that the transfer function of the feedback network $\{V_{\mu}(s)/V_{\mu}(s)\}$ is that of a bandpass filter. Find ω_0 and Q of the poles, and find the center-frequency gain.

17.10 For the Wien-bridge oscillator of Fig. 17.4, let the closed-loop amplifier (formed by the op amp and the resistors R_1 and R_2) exhibit a phase shift of -0.1 rad in the neighborhood of $\omega = 1/CR$. Find the frequency at which oscillations can occur in this case in terms of CR. (Hint: Use Eq. 17.11.)






Figure P17.8

17.11 For the Wien-bridge oscillator of Fig. 17.4, use the expression for loop gain in Eq. (17.10) to find the poles of the closed-loop system. Give the expression for the pole Q, and use it to show that to locate the poles in the right half of the s plane, R_2/R_1 must be selected to be greater than 2.

D°17.12 Reconsider Exercise 17.3 with R_3 and R_6 increased to reduce the output voltage. What values are required for a peak-to-peak output of 10 V? What results if R_3 and R_6 are open-circuited?

17.13 For the circuit in Fig. P17.13, find L(s), $L(j\omega)$, the frequency for zero loop phase, and R_2/R_1 for oscillation.




Figure P17.13

17.14 Repeat Problem 17.13 for the circuit in Fig. P17.14.

*17.15 Consider the circuit of Fig. 17.6 with the $50\text{-}k\Omega$ potentiometer replaced by two fixed resistors: $10~k\Omega$ between the op amp's negative input and ground, and $18~k\Omega$. Modeling each diode as a 0.65-V battery in series with a $100\text{-}\Omega$ resistance, find the peak-to-peak amplitude of the output smusoid




Figure P17.14

D17.16** Redesign the circuit of Fig. 17.6 for operational 10 kHz using the same values of resistance. If it 0 kHz is op amp provides an excess phase shift (fig. at 5.7 what will be the frequency of oscillation? (Assume that he phase shift introduced by the op amp remains constant for frequencies around 10 kHz.) To restore operation to 10 kHz with change must be made in the shunt existed on the Wolbridge? Also, to what value must R_3/R_1 be changed

*17.17 For the circuit of Fig. 17.8, connect it additions. $R = 10 \text{ k}\Omega$ resistor in series with the rightmost capacitor to For this modification (and ignoring the amplitude stable at node X. Find R_f for oscillation to begin, and to J/.

D 17.18 For the circuit in Fig. P17.18 break the \propto P of node X and find the loop gain (working backward or simple ity to find V_x in terms of V_a). For $R=10~\text{k}\Omega$ find C and hobbain sinusoidal oscillations at 10~kHz.

*17.19 Consider the quadrature-oscillator $e^{-i(x)}$ to $f(x) = \frac{x^{-1}}{2}$ without the limiter. Let the resistance k be equal to




Figure P17 18

2R + 1 + 3) where $3 \le 1$ Show that the poles of the characteristic equal of the inches half's plane and given by (1 + (R/(3/4)))

*17.20 Associate that the docket pped waveform in exercise 17.2 so really an deal quirt wave and that the resonator O s 20 pictude a restricte of the distortion in the output sine wave by care rating the magnitude of the fundamental cot.

- ran the second hairmen c
- (b) the third harmon.
- ter the fath harmonic
- (d) the rms of harmonics to the terms

Note that a square was extrapathale I and trescalling in sprepresented by the series

$$\frac{41}{\pi} = \sin(\epsilon)t + \frac{1}{8}\sin^{2}(\epsilon)t + \frac{1}{8}\sin^{2$$

Section 17.3: LC and Crystal Oscillators

**17-23 Figure P 7.31 shows four oscillators regulated Colpitts type, complete with bias detail. For each circuit


derive an equation governing circuit operation and find the frequency of oscillation and the gain condition that ensures that oscillations start

****17.22** Consider the oscillator circuit in Fig. P17.22, and assume for simplicity that $\beta = \infty$.

(a) Find the frequency of oscillation and the raminous value of $R_{\mathbb{C}}$ (in terms of the bias current of the rescription to S^{-1} ?

operate who were effective that is a control of start It is a factor of the perturbative is a control to the Boss of the square wave of I.V peak to peak Ist it is to be peak to peak to peak the test of the control of the peak to p

17.23 Co side the Preferences alonsed later of Erm. It is with the orist points specified in Exercise 17.10 Ect. Cobe viriable, in the range 1 plots 0 plot and et Cobe lixed at 10 plots of the range over which the oscillation frequency on be three different 1 set to result in the statement leading to the expression in Eq. 1.12






Figure P17.21 (Continued)





Figure P17.22

Section 17.4: Bistable Multivibrators

17.24 Consider the bistable circuit of Fig. 17.19(a) with the op amp's positive-input terminal connected to a positive-voltage source V through a resistor R_3



(a) Derive expressions for the threshold $\frac{1}{100}$ recs. V_{TH} in terms of the op amp's saturation levels L_{+} and r_{-} κ R_{2} , R_{3} , and V_{-}

(b) Let $L_+ = -L_- = 13$ V, V = 15 V, and $R_1 = 10 \text{ k}\Omega$ 1 at the values of R_2 and R_3 that result in $V_1 = +4.9$ V at $V_{TH} = +5.1$ V.

17.25 Consider the bistable circuit of the 17.7 for wind op amp's negative-input terminal disconnected from error famous to circuit to a circuit of the circ

(a) Derive expressions for the threshold softwas V_{CH} in terms of the op amp's saturation levels v_{CR} and V_{R} .

(b) Let $L_+ = -L_- = F$ and $R_1 = 10 \text{ k}\Omega$ 1 and F and F the test of a transfer of the constant F to

17.26 For the care of in the PTP to see an order to transfer characteristic v_{O} - v_{P} . The diodes in issume have a constant 0.7-V drop when conduct is incided amp saturates at ±12 V. What is its maximum disdecurrent?

17.27 Consider the circuit of Fig. P $\stackrel{\text{def}}{\sim} v$ with R $\stackrel{\text{def}}{\sim}$ nated and R_2 short-circuited. Sketch and table the discrete characteristic $v_C + v_F$. Assume that the discrete have twelve 0.7-V drop when conducting and that the specific of $v_C + v_F = v_F$ and $v_C + v_F = v_F$.




Figure P17.26

*17.28 Consider a bistable circuit having a noninverting transfer characteristic with $L_+ = -L_- = 12$ V, $V_{TL} = -1$ V, and $V_{TH} = +1$ V.

(a) For a 0.5-V-amplitude sine-wave input having zero average, what is the output?

(b) Describe the output if a sinusoid of frequency f and amplitude of 1.1 V is applied at the input. By how much can the average of this sinusoidal input shift before the output becomes a constant value?

D 17.29 Design the circuit of Fig. 17.23(a) to realize a transfer characteristic with ± 7.5 -V output levels and ± 7.5 -V threshold values. Design so that when $v_I = 0$ V a current of 0.1 mA flows in the feedback resistor and a current of 1 mA flows through the zener diodes. Assume that the output saturation levels of the op amp are ± 12 V. Specify the voltages of the zener diodes and give the values of all resistors.

Section 17.5: Generation of Square and Triangular Waveforms Using Astable Multivibrators

17.30 Find the frequency of oscillation of the circuit in Fig. 17.24(b) for the case $R_1 = 10 \text{ k}\Omega$, $R_2 = 16 \text{ k}\Omega$, C = 10 nF, and $R = 62 \text{ k}\Omega$

D 17.31 Augment the astable multivibrator circuit of Fig. 17.24(b) with an output limiter of the type shown in Fig. 17.23(b). Design the circuit to obtain an output square wave with 5-V amplitude and I-kHz frequency using a 10-nF capacitor C. Use $\beta = 0.462$, and design for a current in the resistive divider approximately equal to the average current in the RC network over a half-cycle. Assuming ± 13 -V op-amp saturation voltages, arrange for the zener to operate at a current of I mA

D 17.32 Using the scheme of Fig. 17.25, design a circuit that provides square waves of 10 V peak to peak and triangular waves of 10 V peak to peak. The frequency is to be 1 kHz. Implement the bistable circuit with the circuit of Fig. 17.23(b). Use a 0.01-µF capacitor and specify the values of all resistors and the required zener voltage. Design for a minimum zener current of 1 mA and for a maximum current in the resistive divider of 0.2 mA. Assume that the output saturation levels of the op amps are ±13 V.

D*17.33 The circuit of Fig. P17.33 consists of an inverting bistable multivibrator with an output limiter and a noninverting integrator. Using equal values for all resistors except R_7 and a 0.5-nF capacitor, design the circuit to obtain a square wave at the output of the bistable multivibrator of 15-V peak-to-peak amplitude and 10-kHz frequency. Sketch and label the waveform at the integrator output. Assuming




Figure P17.33

±13-V op-amp saturation levels, design for a minimum zener current of 1 mA. Specify the zener voltage required, and give

the values of all resistors.

17.34 Figure P17.34 shows a monostable multivibrator circuit. In the stable state, $v_O = L_$, $v_A = 0$, and $v_B = -V_{ref}$. The circuit can be triggered by applying a positive input pulse of height greater than V_{ref} . For normal operation, $C_1R_1 \ll CR$. Show the resulting waveforms of v_O and v_A . Also, show that the pulse generated at the output will have a width T given by

$$T = CR \ln \left(\frac{L_* - L_*}{V_{\rm ret}} \right)$$

Note that this circuit has the interesting property that the pulse width can be controlled by changing V_{ref} .




Figure P17.34

17.35 For the monostable circuit considered in Exercise 17.19, calculate the recovery time

D'17.36 Using the circuit of Fig. 17.26, with a nearly ideal op amp for which the saturation levels are ±13 V, design a monostable multivibrator to provide a negative output pulse of 100-μs duration. Use capacitors of 0.1 nF and 1 nF. Wherever possible, choose resistors of 100 kΩ in your design. Diodes have a drop of 0.7 V. What is the minimum input step size that will ensure triggering? How long does the circuit take to recover to a state in which retriggering is possible with a normal output?

Section 17.7: Integrated-Circuit Timers

17.37 Consider the 555 circuit of Fig. 17.27 when the Threshold and the Trigger input terminals are joined together and connected to an input voltage v_I . Verify that the transfer characteristic v_O - v_I is that of an inverting bistable circuit with thresholds $V_{TI} = \frac{1}{3} V_{CC}$ and $V_{TH} = \frac{2}{3} V_{CC}$ and output levels of 0 and V_{CC} .

17.38 (a) Using a 1-nF capacitor C in the circa has 17 Non-tracting of R tracticular in all output pulse of 10-µs duration.

(b) If the 555 timer used in (a) is powered with $V_{CC} = 15 \text{ v}$, and assuming that V_{TH} can be varied externally (i.e., it need not remain equal to $\frac{3}{3} V_{CC}$), find its required value so that the pulse width is increased to 20 μ s, with other conditions the same as in (a).

D 17.39 Using a 680-pF capacitor, design the astable circuit of Fig. 17.29(a) to obtain a square wave with a 50-kHz frequency and a 75% duty cycle. Specify the values of R_4 and R_B .

*17.40 The node in the 555 timer at which the voltage is V_{TH} (i.e., the inverting input terminal of comparator I) is usually connected to an external terminal. This allows the user to change V_{TL} externally (i.e. V_{TL} , no longer remains $\frac{1}{3}V_{CC}$). Note, however, that whatever the value of V_{TH} becomes, V_{TL} always remains $\frac{1}{3}V_{TH}$.

(a) For the astable circuit of Fig. 17.29, rederive the expressions for T_H and T_L , expressing them in terms of V_{TH} and V_{TL} .

(b) For the case C=1 nF, $R_A=7.2$ k Ω , $R_B=3.6$ k Ω and $V_{CC}=5$ V, find the frequency of oscillation and the critic cycle of the resulting square wave when no external where is applied to the terminal V_{TH} .

(c) For the design in (b), let a sine-wave signal of a rule lower frequency than that found in (b) and if the peak amplitude be capacitively coupled to the circuit in dec. This signal will cause V_{TH} to change around its quescal value of $\frac{2}{3}V_{CC}$, and thus T_H will change corresponding to modulation process. Find T_H , and find the frequency take lation and the duty cycle at the two extreme values of the

Section 17.8: Nonlinear Waveform-Shaping Circuits

0°17.41 The two-diode circuit shown in Fig. P. Alexander provide a crude approximation to a sine-wave origin when driven by a triangular waveform. To obtain a and ipprov mation, we select the peak of the triangular was clean 1 that the slope of the desired sine wave at the zero crossnes s equal to that of the tringular wive Aso he concert to is selected so that when v_f is at its peak, the output of de^{-s} equal to the desired peak of the sine wave II the shores exhibit a voltage drop of 0.7 V at 1-mA current, that it 2 d the rate of 0.1 V per decade, find the values of r and R that will yield an approximation to a sine waveform of Will be amplitude. Then find the angles θ (where θ =90 when \sim) its peak) at which the output of the circuit, in votts set 0.65, 0.6, 0.55, 0.5, 0.4, 0.3, 0.2, 0.1, and 0. Use the title values obtained to determine the values of the exact sine was (i.e., 0.7 sin θ), and thus find the percentage entry of t circuit as a sine shaper. Provide your results in tabillar toma-





Figure P17 41

D 17.42 Design a two-segment sine-wave shaper using a 10-kΩ-input resistor, two diodes and two clamping voltages. The circuit feed by a 10 V peak to-peak to a car wave should limit the implitude of the output size of a 10.7-V diode to a value corresponding to that of a sine wave whose zero crossing slope matches that of the triangle. What are the clamping voltages voir have chosen

17.43 Show that the output votage it the circ ton Le P1.43 is given by






Figure P17.43




Figure P17 44

**17.45 Detailed analysis of the circuit in Fig. 17.32 shows that optimum performance (as a sine shaper) occurs when the values of I and R are selected so that $RI = 2.5V_T$, where V_T is the thermal voltage, and the peak amplitude of the input triangular wave is $6.6V_T$. If the output is taken across R (i.e., between the two emitters), find v_I corresponding to $v_D = 0.25V_T$, $0.5V_T$, V_T , $1.5V_T$, $2V_T$, $2.4V_T$, and $2.42V_T$. Plot $v_D = 0.25V_T$, and compare to the ideal curve given by

$$v_O = 2.42 V_T \sin\left(\frac{v_T}{6.6 V_T} \times 90^\circ\right)$$

Section 17.9: Precision Rectifier Circuits

17.46 Two superdiode circuits connected to a common-load resistor and having the same input signal have their diodes reversed, one with cathode to the load, the other with anode to the load. For a sine-wave input of 10 V peak to peak, what is the output waveform? Note that each half-cycle of the load current is provided by a separate amplifier, and that while one amplifier supplies the load current, the other amplifier idles. This idea, called class-B operation (see Chapter 11), is important in the implementation of power amplifiers.

D 17.47 The superdiode circuit of Fig. 17.33(a) can be made to have gain by connecting a resistor R_2 in place of the short circuit between the cathode of the diode and the negative-input terminal of the op amp, and a resistor R_1 between the negative-input terminal and ground. Design the circuit for a gain of 2. For a 10-V peak-to-peak input sine wave, what is the average output voltage resulting?

D 17.48 Provide a design of the inverting precision rectifier shown in Fig. 17.34(a) in which the gain is -2 for negative inputs and zero otherwise, and the input resistance is $100 \text{ k}\Omega$ What values of R_1 and R_2 do you choose?

D'17.49 Provide a design for a voltmeter circuit similar to the one in Fig. 17.35, which is intended to function at frequencies of 10 Hz and above. It should be calibrated for sine-wave input signals to provide an output of +10 V for an input of 1 V rms. The input resistance should be as high as possible. To extend the bandwidth of operation, keep the gain in the ac part of the circuit reasonably small. As well, the design should result in reduction of the size of the capacitor C required. The largest value of resistor available is 1 $M\Omega$

17.50 Plot the transfer characteristic of the circuit in Fig. P17.50.

17.51 Plot the transfer characteristics v_{O1} - v_I and v_{O2} - v_I of the circuit in Fig. P17.51.

17.52 Sketch the transfer characteristics of the circuit in Fig. P17.52.




Figure P17.50




Figure P17.51




Figure P17.52

D 17.53 A circuit related to that in Fig. 13k sete be used to provide a current proportional to vett. (1) to a light-emitting diode (LED). The value of the current is to

be independent of the diode's nonlinearities and variability Indicate how this may be done easily.

*17.54 In the precision rectifier of Fig. 17.38, the resistor R is replaced by a capacitor C. What happens? For equivalent performance with a sine wave input of 60-Hz frequency with R=1 kΩ2 what value of C should be used? What is the response of the modified circuit at 1.0 Hz? At 180 Hz? If the implifiate of C is kept fixed what new function does this circuit perform? Now consider the effect of C is vectorm change on both circuits (the one with R and the one with C) for a triangular-wave input of D0 Hz frequency that produces an average meter current of C1 mA in the circuit with C2, what does the average meter current become when C3 replaced with the C3 whose value was just calculated?

*17.55 A positive-peak rectifier utilizing a fast op amp and a junction diode in a superdiode configuration, and a 10-μF capacitor initially uncharged, is driven by a series of 10-V pulses of 10-μs duration. If the maximum output current that the op amp can supply is 10 mA, what is the voltage on the capacitor following one pulse? Two pulses? Ten pulses? How many pulses are required to reach 0.5 V? 1.0 V? 2.0 V?

D 17.56 Consider the buffered precision peak rectifier shown in Fig. 17.40 when connected to a triangular input of 1-V peak-to-peak amplitude and 1000-Hz frequency. It is lizes an op amp whose bias current (directed into A_2) < 0 nA and diodes whose reverse leakage current is 1 nA. What is the smallest capacitor that can be used to guarant < 0 in output ripple less than 1%?

Appendixes on DVD

or your convenience, seven additional chapters on important reference topics are included on the in text DVD. In PDF format, the Appendixes are fully searchable and can be bookmarked.

Appendix A VLSI Fabrication Technology This article is a concise explanation of the technology that goes into fabricating integrated circuits. The different processes used are described and compared, and the characteristics of the resulting devices. Design considerations that restrict IC designers are explored.

Appendix B SPICE Device Models and Design Simulation Examples Using PSpice and MultisimTM This three-part appendix could stand as a book on its own. Part 1 describes the models SPICE programs use to represent op amps, diodes, MOSFETs, and BJTs in integrated circuits. A thorough understanding of these models is critical for designers trying to extract meaningful information from an analysis. Part 2 describes and discusses all the PSpice® simulations included in the Lab-on a Disc, while Part 3 does the same for the MultisimTM simulations. The entire Lab-on a Disc is a rich resource to help analyze, experiment with, and design examples that relate to the topics studied in *Microelectronic Circuits*.

Appendix C Two-Port Network Parameters Throughout the text, we use different possible ways to characterize linear two-port networks. This appendix summarizes the y, z, h, and g parameters and explains equivalent-circuit representation, a useful tool

Appendix D. Some Useful Network Theorems. This article reviews Thevenin's theorem, Norton's theorem, and the source absorption theorem, all of which are useful in simplifying the analysis of electronic circuits.


Appendix E Single-Time-Constant Circuits STC circuits are composed of, or can be reduced to, one reactive component (inductance or capacitance) and one resistance. This is important to the design and analysis of linear and digital circuits. Analyzing an amplifier circuit can usually be reduced to the analysis of one or more STC circuits.

Appendix F: s-Domain Analysis Poles, Zeroes, and Bode Plots. Most of the work in analyzing the frequency response of an amp fier involves finding the amplifier voltage gain as a function of the complex frequency s. The tools to do this are summarized in this appendix.

Appendix G. Bibliography An excellent resource for students beginning research projects, this bibliography outlines key reference works on electronic circuits, circuit and system analysis, devices and C fabrication, oplamps, analog and digital circuits, filters and tuned amplifiers, and SPICE.

Appendix H: Standard Resistance Values and Unit Prefixes H 1

Appendix I: Answers to Selected Problems I-1



APPENDIX H

STANDARD RESISTANCE VALUES AND UNIT PREFIXES

Discrete resistors are available only in standard values. Table H.1 provides the multipliers rathe standard values of 5% tolerance and 1% tolerance resistors. Thus, in the kilohin

5% Resistor Values (kΩ)	l° a Resistor Values (ΚΩ)			
	100-174	178-309	316-549	562 - 976
l)	(b)	'\	316	502
	0.5	182	3_4	5 '6
,	115	83	112	590
, 4	1 (+ "	4	14)	r 04
į.	1-7	1.26	111	64
(f)	13	200	11"	634
*	1.5	115	1/17	6.10
20	18	21	3.4	665
>>		2.5	1×1	681
,1	4	1 1	192	648
3-	, , , ~	17	412	7,5
₹.	130	117	41.7	"1,
4.3	133	_ ; -	433	750
36	37	24.	433	704
30	411	:47	442	78.1
13	143	26.6	453	806
4	117	25	4114	1.10
\$1	x()	261	175	747
56	54	274	48.	500
6.7	44	250	110	41,
n's	65.7	287	~1	9(19
15	115	294	- " !	931
82	1117	10-1	~ 315	443

one finds 1% resistors of kilohm values of 1.00, 1.02, 1.05, 1.07, 1.10,

Late 11 previoles the Stand prefixe as donorhic book and mall modern work in English

Table H 2 S Unit Prebae				
*		1 q		
Lob				
	1	(0)		
6 mc		• • •		
1) [11	10		
nal		•		
F 4	l,	- te		
10 1	11			
C	5 1	- t)		
t _{v j}	1			
	1	- 10		

Table II separate the meter conscious factors

Tab	le H 3 Min	er tropic in factors
	1 = 10 * cm = 1	
	= 10° cm = 10° m = 100 pm	ļim -
ΙÅ	= 10 * em = 10	¹⁴ m

APPENDIX I

ANSWERS TO SELECTED PROBLEMS

CHAPTER 1

3 co 10 mA (5 10 kΩ, α) 100 V, αl) 0 LA (12 co 0.9 W, 1 W, ε) 0.09 W 18W > 0121W, 18W but preferably 14W = 14 17 = 1 = 2.94 V, 2.22 kΩ, 2.75 V to $114\,V/2\,14\,k\Omega$ to $2.33\,k\Omega$ = $1.9/10\,2\,V$, shunt the $10\,k\Omega$ resistor a $187\,k\Omega$ resistor, add a series resistor of 200 Ω. shunt the 4.7 kΩ resistor with a 157 kΩ and the 10 kΩ resistor with $90 \,\mathrm{k}\Omega$, $250 \,\Omega$, 18 Shunt R with a 1.1 k Ω resistor current divider 1.1 0.77 V mat6.18 kΩ 0 mmA = 1.1 = 1.88 μA, 5.64 V = 1.12 mm 10 = 10.14z 6.28 × 10.14z $_{2}$ 10 rad s 1 59 + 10 11z 6 28 + 10 $_{3}$ 1 1 (ii) (1 $_{2}$ 1 59) $k\Omega_{2}$ 6 z (71 72 $_{2}$ 45 04) $k\Omega_{3}$ $= -66.0 \pm V, 10 \, \mu \Delta, 10 \, k \Omega = 1.24 \pm 10 \, k \Omega = 1.25 \pm 65 \, V, \, 0.5 \, V, \, 1.50 \pm 0.5 \, V, \, 1.$ 0 V; 1 V; 1000 Hz; 10 1s 1.32 4 kHz; 4 Hz 1.34 0, 101, 1000, 11001, 111001 1.6 to 11.4 9 mV 2.4 mV 1.8 7.086 + 10 bits per second 1.40 11 V V or 20.8 dB 22 A A or 26 8 dB, 242 W W or 23 8 dB 420 mW, 95 8 mW, 20 2% 14 C 9 mV. 8 SmV 0.524 V 1.4 cm 8.26 V Vor 18.3 dB, do 2.5 V Vor 8 dB, tc r 0.083 V Vor 216 dB = 1 46 0.83 V, 1.6 dB, 79 2 dB 38 8 dB = (a) 300 V V, (b) 90 kΩ, U-10¹ Δ X 9 + 10¹ W W , (1) 66² Ω, (d) 888 7 X X , (e) 100 kΩ, 100 Ω, 363 X X Fransconductance amplifier $100 \text{ k}\Omega$, $100 \text{ k}\Omega$, 121 V/V = 100 s/s (s. e.f. (R) / S 0.64 μE = 1 = 0.51 c R = 1 = 2.13.3 pL, 0.26 pL = 2.20 dB, 37 dB, 40 dB, 37 dB, 20 dB 0 dB = 20 dB, 9900 Hz = 1 = 6 T (sC R_1 + 1), 15 9 Hz. G_1 s(R_1 R) (s + 1 (C (R_1 + R.1)); 53 Hz; 16 Hz

CHAPTER 2

 $= 2002 \text{ V/V} \approx 20,000 \text{ V/V} \approx 60 \times 10 \text{ V/V} \times 10 \text{ k}\Omega_{\rm s} / \sigma_0 = 10 \text{ V/V} \times 10 \text{ k}\Omega_{\rm s}$ (b) 100 V V, (c) 10 V V (d) $R_1 = 10 \text{ k}\Omega$, $R_2 = 20 \text{ k}\Omega$ (d) $R_3 = 10 \text{ k}\Omega$. $R = 1 \text{ M}\Omega$ 1 R 50 LkQ 118 0 V, SV, 49 V to 5 LV 120 m = 66 4 V V \sim 15 mV \sim 6 gb, 909 V V \sim 9 100 Ω , 100 Ω , 100 k Ω \sim 1 \sim R, R, R, R, (b) I, 2I, 4I, 8I; (c) -IR, -2IR, -4IR, -8IR 2.34 (a) 1.11 k Ω ; (b) 0Ω , ∞ 156 (c, 1 °2 c), 1 V 1 · 12 8 kΩ 10 0 kΩ, No °C 2 4 sm(2π + $100000 = 1.00000 \times 0.0000 \times 0.0000 \text{ mA}, 0.000 \text{ mA}, 0.000 \text{ mA}, 0.000 \text{ mA}$ R with R = 36 k 12/9.09 V + 11.1 V + 9/10.714 to 10.714 V, 1.07 Vd) 5 V to 15 V (c) 1, 0, 30 to 130 V (2) 3 (a) 0 14 to 10 14 V, 14 to 114 V $= (R - 0.5 \text{ k}\Omega) \text{ fixed } R - 80 \text{ k}\Omega \qquad (n 3 \text{ V.} 3.0 \text{ V.} 6 \text{ V.}) \rightarrow 86 \text{ V.}$ tpeak to peak) 19 8 V (tms) = 85 (100 kHz, 1.89 µs = 5 (100 pulses 2.55 1.89 kHz, 10 V (peak to peak) / 1.4 mV / 200 S7 S mV , 42 S to S7 S mV Add a S ks2 resistor in series with the positive input terminal,) 10 mV, add 5 k Ω resistor in series with the negative input load (2.10) $4.51\,\mathrm{mV}$ (4.01 $0.1\,\mathrm{V}$, (4.) $0.2\,\mathrm{V}$, (5.10 $10\,\mathrm{k}\Omega$ $10\,\mathrm{mV}$, ob 110 mV = 10 = 16 dB, 501 Hz = 10 MHz = 2 = 1 42 6 kHz, 19 9 V V, 19 9 V V

2.114 32 V/V 2.117 (a) $(\sqrt{2} + 1)^{12} f_1$; (b) 10 kHz; (c) 64.4 kHz, about six times greater For each (1/3 31.8 kHz 0.795 V, 1/0.40.200 kHz (d) 1 V peak

CHAPTER 3

 $3.1 - 5.33 \times 10^{-11}$; 3.05×10^{-14} ; 1.72×10^{-13} ; 2.87×10^{-11} ; 9.45×10^{-11} $3.4 - 1.5 \times 10^{17}$ P atoms cm² Hole concentration 2.25 × 10² cm = 2.23 × 10² cm = 4.63 × 10² cm 3 10 0.432 A/cm² 3 11 D_a : 35, 28.5, 18.1, 9.3; D_a : 12.4, 10.4, 6.7, 3.9 3.13 0.633 V; $0.951~\mu m; \, 0.8642~\mu m; \, 0.8642~\mu m; \, 5.53 \times 10^{-14}~C$ $^{-3}~22~3.6 \times 10^{-15}~A; \, 0.6645~V$ 3 27 259 pS; 1 pF

CHAPTER 4

4 1 (a) 0 A; 1.5 V; (b) 1.5 A; 0 V 4.2 (a) 5 V; 1 mA; (b) 5 V; 0 mA; (c) 5 V; 1 mA; (d) 5 V; 0 mA $= 4.8 - 50 \text{ k}\Omega = 4.9 \text{ (a) } 0 \text{ V}$; 0.3 mA; (b) 0.4 V; 0 mA = 4.10 (a) 4.5 V; 0.225 m 1 2 V 0 A 29 67 V 3.75 Q (6.75 V 26.83 V 30 V, 3 Q, 20 816. 136 mA; 1 A; 27 V 4 16 red lights; neither light; green lights 4.18 0.345 V; 1.45 \times 10°7 \times 532 \times 10° \times 0.746 m \ , 27.32 m \ 0.335 m \ 9.1° p \ 57.56 m \ 79 m \ 0 (5 m) 194 \Q 50 (9 N 556 (N = 0.6655) 871 30 mV mA, 120 mV mA + 896 V 901 V 946 V + 883 V. 19 13 m A 300 Q 9 14 V +0 01 V +0 12 V 578 Q, 8 83 V, 90 m V V 2 2 3 m V m V 15.57 \ , 94 \ \ 'a, 944 \ 944 mA . 55 \ , 166 \ \ \ \ 15.4 \ , 7 \ \ . 233 m 1 449 m 1 166 ml 1619 1 225 m 735 m 1 1455 m 1 2 33 3 µl. 15.5 \ 14.2° , 124.4 mA 233 mA SWAF, 6 9 \ 48° , 376 mA, 735 mA 4 79 (a) 23.6 V; (b) 444.4 µF; (c) 32.7 V; 49 V; (d) 0.73 A; (e) 1.36 A 4 91 14.14 V

CHAPTER 5

5.2 1.875 fC 5.7 2.38 μ m 5.12 $W_1/W_2 = 2.5$ 5.13 238 Ω ; 238 mV; 50 73 m A. 162 m A, 161 m A 177 m A 35 V 15 V 500 Ω_{2} , 100 Ω_{2} 10 V 05 V 5 V 10 V + 03 V 100 Ω to 10 kΩ, 200 Ω to 20 kΩ 50 Ω to 5 κΩ 100 Ω to 10 kΩ 500 kΩ, 50 kΩ 2° (, 2° σ 82 13 μ 4 2.7% use / 6.am 0.24 mA 0.52 mA 0.84 mA, 0.89 mA . . . 3 V. +3 V. -4 V; +4 V; -1 V; -50 V; -0.02 V⁻¹; 1.39 mA/V² 5 42 (b) -0.3%/°C $R = 11.1 \text{ k}\Omega$, $R = 1.67 \text{ k}\Omega$ = 25 μ m + 875 $\kappa\Omega$ = 2 μ m + 6 μ m + 2.8 $\kappa\Omega$ 0395mA 26V 09V 16V 41V,25V,09V . 75,4V 1.5 V; (b) 4.6 µA; 1.4 V; (c) 1.5 V; 7.5 µA 5.61 (a) 1 V; 1 V; -1.32 V; (b) 0.2 V; 1.8 V; -1.35 V ± 5.65 0.4 V; 8.33 ± 5.71 (a) 125 μ A; 0.8 V; (b) 1 mS; ' SON'N, ' SOKΩ 73 V 4 μm, 10 V 182 V V 120° V 23.6 V V NMOS 424 µS 160 kΩ 0.47 V, PMOS 245 µS 240 kΩ 0.82 V 3.39 V 4.86 m.V to 0.36 m.V. 1 i kΩ I m.V. 7.6% 2 V 2.40 V 2.55 m V = 1.8 V +0.5 V 2 V, = 1.8 ° V, +0.5 V +1.8 ° V = 18.9 kΩ 0.314 mA; 1.82 V 5 110 -11.2 V/V

CHAPTER 6

active, saturation, active, saturation, inversed active, active, cutoff, cutoff, 53.3 0.5 0.667 0.909, 0.952 0.991 0.995 0.999 0.9995 0.997 mA, 0.58 13

3 to 15 m 1 3 05 to 15 05 m 4, 135 mW / 0.718 V 4 06 V 0.03 m 4 / 2 V S'm \ 0.5"\ () 0.91 m \, 9.09 m \ 0.803 \, 9.99 m \ . 1 m \, 2A 1mA 1A . 0.965 mA, 0.35 V / 0.74 V 0.54 V / 3.35 µA 33 3 kt2 100 V 3 3 kt2 + 1 22 m V 6 V 34 V 20 kt2 + + 150, 125, 1 474 m V 360 V.V. 0.7 V.2 mV = 0.5 - 100 V.V. = 3 mA, -120 V.V. = 0.66 V. = 0.6 V.054 V; 0.6 V 6.51 (a) 1.3 V, 3.7 V; (b) 0.3 V, 4.7 V; (c) 0 V, +5 V 6.54 -0.7 V; +47 V; -0.5 V (-1 V; +5 V); +2.6 V (1.9 V, 2.6 V) 6.56 0.3 V; 15 μA; 0.8 mA; 0.785 mA; -1.075 V; 52.3; 0.98 661 (a) -0.7 V, 1.8 V; (h) 1.872 V, 1.955 mA; (c) -0.7 V, 0 V, 1.872 V; (d) 1.9 V, -0.209 V; (e) 1.224 V, 1.924 V, -0.246 V 1 35 kΩ, the transistor saturates (1.25 V, 20 m V V, 150 V V) 135. 41 8 Ω; 23 mA/V; 1.09 kΩ; -0.76 V/V 6.105 9.3 kΩ; 28.6 kΩ; 143 V/V 0 1 m A, 0 996 V V, 0 63 V V / 1 3 m A, 68 5 m A V, 14 5 \(\Omega\), 1 46 \(\Omega\), (b) $148.2 \text{ k}\Omega$, 0.93 V/V; (c) $18.21 \text{ k}\Omega$, 0.64 V/V

CHAPTER 7

 \sim 1908 V 14 V \sim 0.5 m V, \sim 100 kΩ 100 kΩ, 50 kΩ, \sim 2.5 kΩ, 20 m V V $2.5 \text{ k}\Omega$ 50 k Ω , 1000 V V \approx 10.5 k Ω 0.25 V, 50 k Ω 10 μ V \approx 100 μ V. $0.2 \text{ V}; 0.7 \text{ V}; 5 \mu\text{A} = 7.52 \text{ 4}; 25, 50, 200, 400 \mu\text{A}; 3; 16.7, 40, 133 \mu\text{A}; 1.05 \text{ V}$ $= 1 - 10 \, \mu \text{A} \text{ to } 10 \, \text{mA}, \, 0.633 \, \text{to } 0.806 \, \text{N}$ $= 0.2 \, \text{mA}, \, 10\%$. $= 1.0 \, \text{mA},$ -0.7 V, 3 V, 0.7 V, -5.7 V, -3.2 V; (h) 0.1 mA, -0.7 V, 3 V, 0.7 V, -0.7 V, -3.2 V $= 1.56\,\mu\,\text{V} - (.8.93\,\text{M}\Omega, 0.95\,\text{V}, 1.45\,\text{V}, 100.4\,\mu\,\text{A} - (.500\,\Omega) - (.2\,\mu\,\text{V}, 0.2\%)$ 7.76 (a) 5.7 kΩ; (b) 16.4 MΩ, 0.3 μ A 7.78 7.46 MΩ 7.79 (a) 68.5 kΩ; (b) 112.5 M Ω 7.80 6.42 k Ω 7.84 12; 34 7.85 2.88 7.88 0.5 mA; 4 mA/V 16 Cilly 23.9 Cilly because the overlap capacitance is neglected (15.1.1). 164.2 MHz 2.5 GHz 0.155 mA, quadrupled to 0.62 mA, 7.5 V/V 656.8 MHz 7,97 5.3 MHz; 391 MHz

CHAPTER 8

• 0.24 V, 3.5 m (V 0.31 °V 1.6 m) • 15 V +0.5 V, equal in both cases 0.05 V; -0.05 V; 0.536 V 8.32 -1.665 V; 0.52 V 8.34 -1.53 V to 0.92 V 8.38 (a) $V_{cc} = (I/2)R_{cc}$; (b) $-(I/2)R_{cc} + (I/2)R_{cc}$; (c) 4 V; (d) 0.4 mA, 10 k Ω 20IR + V + cold = 0.02251 + cold = 2 m + I = 1 m + I = 2 m + I $I = 1 \, \text{mA} + 1.3 \, \text{mN}$ = $4 \, \text{m} + \text{N} + 25.5 \, \text{k}\Omega$ = $6.5 \, \text{m} + 10 \, \text{mN}$. = $0.7 \, \text{m} + 10 \, \text{mN}$. $0.8\,\mathrm{m}\,\mathrm{V}$ () $2.4\,\mathrm{V}$ ($2.4\,\mathrm{V}$) $48\,\mathrm{V}$ ($8.9\,\mathrm{S0}\,\mathrm{V}$) $80.8\,\mathrm{k}\Omega$ ($80.8\,\mathrm{k}\Omega$ $50.5 \text{ k}\Omega = 8.6 - 25 \text{ V}$, $40.4 \text{ k}\Omega = 0.001 \text{ V}$ V 6.56 M $\Omega = 0.00 \text{ V}$ V, $(20.2 \text{ k}\Omega)$. C 0.0005 V V, a 112 dB, 5.9 6 mQ (1.8 m V 360 V V, 1.8 sm or V $\sim R = 28 \Omega/R_1 = 10 \text{ k}\Omega$, $R = 50 \text{ k}\Omega/R_2 = 5 \text{ M}\Omega$, $\approx 12 \text{ V}$ would do $\approx 18 \text{ V}$ would be better $\sim 60 \cdot 20 \times 1000 \times 10$ to 0 s $= R = 40.4 \text{ k}\Omega$, $R = 10.1 \text{ k}\Omega/20.2 \text{ V/s} (3.23 \text{ V/decrease}) = R = 7.34 \text{ k}\Omega$. $4164 \text{ V V } R_{\star} = 1.11 \text{ k}\Omega$ 1.31 - 10 V V = 8583 V V = 0.97 m/s(b) $2.23 \text{ k}\Omega$, 129Ω ; (c) $2.86 \times 10^4 \text{ V/V}$

CHAPTER 9

11 [43 V V 93 µl / 16 V V C 212 nl C 9 n µl C 05 µl, 50 Hz 9 63 GHz 1 1 54 GHz 2 1 500 MHz 600 MHz 251 9 ps 0 435 pt 15 0 69 pt , 40 m V V , 4 ks2 50 MHz 15 9 V V 40 L kHz 24 co 207 co 702 co 5 10 rads to 10 l Krids 567 - 10 rads $C_o = 1.001 \text{ pF; (b)} - 10 \text{ V/V}, C_i = 110 \text{ pF; } C_o = 11 \text{ pF; (c)} \sim 1 \text{ V/V}, C_i = 20 \text{ pF; } C_o = 20 \text{ pI; } C_o = 1001 \text{ nJ}$ $C_o = 1.001 \text{ pF; (b)} - 10 \text{ V/V}, C_i = 110 \text{ pF; } C_o = 11 \text{ pF; (c)} \sim 1 \text{ V/V}, C_i = 20 \text{ pF; } C_o = 20 \text{ pI; } C_o = 20 \text{ pF; } C_o =$

CHAPTER 10

10.1 9.99 × 10⁻³; 91.74; -8.26% 10.14 $A_{Mf} = A_{M}(1 + A_{M}\theta)$, $W_{Lf} = W_{L}/(1 + A_{M}\theta)$ 10.16 I MHz; 1 Hz 10.34 (a) $h^{1/2} = R_{1}R_{2}/(R_{1} + R_{2}) \Omega$, $h_{12} = R_{2}/(R_{1} + R_{2}) \text{ V/V}$, $h_{12} = R_{2}/(R_{1} + R_{2}) \Omega$, $h_{13} = R_{2}/(R_{1} + R_{2}) \Omega$, $h_{21} = 0.01 \text{ V}$, $h_{21} = 0.01 \text{ A}$ \, $h_{22} = 0.99 \times 10^{-4} \Omega$ 10.35 100 V/V; 1.001 MΩ 10.62 (a) shunt-series; (b) seriesseries; (c) shunt-shunt 10.80 10⁴ rad s; $\beta = 0.002$; 500 V/V 10.82 K < 0.008 10.84 9.9 V/V; 1.01 MHz; 10 MHz; 101 10.85 (a) 5.5 × 10⁵ Hz, $\beta = 2.025 \times 10^{-3}$; (b) 330.6 V/V; (c) 166.3 V/V, 1/2; (d) 1.33 10.87 $\alpha = 1/CR$; Q = 1/(2.1 - K); 0.1; 0.686; K = 2.1 - 10.89 1 MHz; 90° 10.91 56.87°; 54.07°; 59.24°; 52.93° $\frac{59.2 \, \mu \text{ M}}{1.000} = \frac{3.8 \, \text{Hz}}{1.000}

CHAPTER 11

L pper amit (same in all cases) 4 ° \ \$ 4 \ Lower Line is 4 3 \ \$, 3.6 \ \$, 2.15 \ -1.45 \ V = 11.4 = 152 \ \Omega; 0.998 \ V/V; 0.996 \ V/V; 0.978 \ V/V; 2% = 11.6 \ V_{cc}I = 11.8.5 \ V = 11.70 \ 4.5 \ V = 6.40°, 625 \ \Omega = 12.5 \ \text{ Feak} \ 3.18 \ \text{ peak} \ 3.425 \ \Omega \ 4.83 \ \Omega \ 3.65 \ W = 0.647 \ W = 11.19 = 12.5 \ \text{ 11.21 } 20.7 \ \text{ mA}; 788 \ \text{ mW}; 7.9°C; 37.6 \ \text{ mA} = 11.22 = 1.34 \ \text{ k}\Omega : 1.04 \ \text{ k}\Omega = 11.30 \ 50 \ \W; 2.5 \ \text{ A} = 11.32 \ 140°C; 0.57 \ \text{ V} = 11.34 \ 100 \ \W; 0.4°C \ \W = 11.45 \ 13 \ \Omega \ \text{ A33 mV}; 0.33 \ \text{ μA} = 11.47 \ R_1 = 60 \ \text{ k}\Omega ; R_2 = 5 \ \text{ k}\Omega ; 0.01 \ \text{ μA} = 11.49 \ I_{E1} = I_{E2} \ \text{ 27 \text{ μA}}; I_{E3} = I_{E3} \ \text{ 358 \text{ μA}}; I_{E8} \ \text{ 26} = 341 \ \text{ μA}; 10.5 \ \text{ V} = 11.50 \ 14 \ \text{ V}; 1.9 \ \W; 11 \ \text{ V} = 11.51 \ R_1 = R_4 = 40 \ \Omega ; R_1 = R_2 = 2.2 \ \text{ k}\Omega = 11.53 \ 40 \ \text{ k}\Omega ; 50 \ \text{ k}\Omega = 11.55 \ \ L = \ \mu_8 (v_{GS} - V_1) / U_{col}; 3 \ \text{ μm}; 3 \ \text{ A}; 1 \ \text{ A}/V

CHAPTER 12

CHAPTER 13

13.6 1.5 V; 1.5 V; 0.5 V; 0.7 V; 3.7 V; 1.5 V; ∞ 13.8 0.349 to 0.451 V; 0.749 to 0.852 V; 0.V; 1.2 V; 0.349 to 0.452 V; 0.348 to 0.451 V 13.19 4.36 mW; 1.48 mW 13.21 $\frac{1}{2}$ 1.6 ns $\frac{1}{2}$ 0.8 ns. $\frac{1}{2}$ (1.45 pt 1) (1.40 pt

CHAPTER 14

0.693 R C 0.5R C bra 215 (reduction + 1.182 C 27 V 1.69 V 12 V; 2.5 V; 0.28 V; 0.81 V; 0.69 V $14.4 \text{ r} \approx 2.1$; NM_{fm} , 0.731 V 14.6 1.33938 PS 4 50 3 ms 333 Hz 1103 2 27 GHz 1107 33 3 MHz bigh 13 ts , 'ns 11 × 033 () × 15 () 03 () 14 / 13 () 12 (5) 149. V 114 V + 212 (4 + "cm 4 + (H 1 5 mm 1 mm) 501 14 321 3811 44 1018 80 30 5 KO 21 01 1 KO 1018 80 6. TO K 12 20 % 10 7 K 12 50 R R 5 45 20 R R 5 45 4 5 83 2 px 50 7 ps 67.0 ps 14.50 $(W/L)_{NA} = (W/L)_{NB} = 2(W/L)_{A}; (W/L)_{PA} = (W/L)_{PB} = (W/L)_{PB}$

CHAPTER 15


... 2 236 V 100 V V S 1024 1024 400 pt 225 pt 220 ft bit 2 8 times . 61 / 41 mV 5 - 04 pV - 15 sym VV 11 36 µm 34 1 µm and \$12 PMOS transistors - > 9 1024 4608 5,2 \$641 521 - \$4, (d)00 (0)00 tion [out c]ol boot, ollo, and ooto so 2,42 ns, 23 ns, 3,16 V 1,90 ns

CHAPTER 16

\\ 0 0.0B 0.dB 0.894\\. 266 0.97 dB 0.97 dB 0.707\\ 45.0 30 dB 301 dB, 044 1 1 634 639 dB 639 dB 0 961 1 757, 141 dB 18088 rad x 3 rad x 5 9 0 0 100 0 2225 (x + 4) (x + 1) (x + x + 0) (9) 1 10 05 x + 2x 2x 1 poles at x 1 12 + x 2, 3 zeros at x 28 6 dB 10 + R 10 kQ, R 100 kQ (= 159 pt 1 40 dB * 5 763 10 48 + 10 8 + 10 10 TO TOTAL S 1 15 V V 1 21 dB 1 7 7 - 500 mH. c = 20 nL $c = 8 \times 3 \times 4 \times R(-1) / (1)$ $c = 8 \times L / (-0.2346, R - L) / (1 + L)$ 7 1 1 + 1 R R R R - 3 9 - 9 KO2 R - 39 - 9 KO2 C - 64 nF C = 3 6 nF r + 1 = 0 Inf. $R = R = R = R = R = 159.16 \times \Omega$ r + 9 = 0 = 10.01, $R = 15.92 \times \Omega$. $R = 70.7 \text{ k}\Omega$ $= 6.0.4 \text{ RC} = 2.8 \text{ N} \text{ N} = 6.8 \text{ High pass} = 1.8 \text{ N} = 141.4 \text{ k}\Omega$ $R_i = 70.7 \text{ k}\Omega$ 16.64 0; $2Q^2/A$

CHAPTER 17

18, 1 1 RC 4 4 1 10 1 15 RC 20 3 V 17 1, 29R 0.005 RC $I(1+R/R) = I(R/R) = I(R/R) = 100 \text{ k}\Omega = 1 - 4.62 \text{ m}V = 1.2 \text{ V or } -12 \text{ V}$ $1 - 68 \times R - R = 3.75 \text{ k}\Omega / R - 4.1 \text{ k}\Omega$ $1 - 6.8 \times R - R - R$ $R = R = 200 \text{ k}\Omega$ R = 5.1 kΩ to angle with period of 100 µs and +2.5 N peaks \$ 96 μs 17 ss () 91 kΩ, b 13 3 \$ \$ \$ R 21 2 kΩ R 10 7 kΩ 1 + 1 | 1 0996 V, R | 400 Ω Table rows for α , θ , θ 7 sin θ , error α , are 0.70 V, 90 , 1200 \ 0 a 0 65 \, 63 6 0 627 \ 3 7 a 0 60 \ 52 4 0 554 \ 82 a 0 55 \, 46 1 0.504 \ 9.1% 0.80 \ 41 3 0.462 \ \ 83 0.40 \ 32 8 0.379 \ \ 5.6% 0.30 \ 24 6 \ 029 \ 3 15 6 0 20 \ 16 4 0 19 5 \ 1 8 6 0 10 \ 8 2 0 100 \ 6 0 00 \ 0 30 V 0%, 1 4 2 5 V to mV, 20 mV, 100 mV 50 pulses, 106 pulses. 200 pulses



INDEX

References marked Place study Problems Slare points in the chapter Summary and Apper 3 > pages found on the DVD are shown as B-17.

4665

	As ground	4665
umbers	common emitter amplifier, 455	CC-CB 550-551
on network parameter. See Two-port network		CC-CE, 546-547
- market	common-source amplifier, 316	CD-CE 546-547
ALANDA nate Nee DWO-IDDM PROPERTY	Active-filler design, pole control 877	CD-CG \$50-551
and NOR este See I wo input inche gate	Active filter See Second order active filter	CD-CS, 546-547
megrator-loop biquad, 1293-1295	Active-filter-tuned oscillator, 1347-1349, 13868	CE (common-emitter), 424, 427-430, 4668.
integrator foop filter, PSpice example, B71-	PSpice example, B77–B79	
	Active loaded, 495	481 483P
B ⁷ 4	MOS amplifier 637-638, 765-769	CE with emitter resistance 432-435
stage CMOS op amp. See Two stage CMOS	Active mode	CG (common-gate) 292, 300-302, 3288,
ер этр	base current, 356-357	341 -34312
aR frequency		characterizing, 293-294, 425-426
handwidth 322-323, 462	BJT, 352, 354	circuit models for, 21-30, 46-49P
determining, 692-693, 721-723, 784S,	BIT current voltage relationships, 367	circuit symbol, 15
*90-792P	collector current, 356	common source (CS), 292, 294-297,
example, 36-37	current flow, 354-356	297 300, 3285 341 343P
open-circuit time constants, 724-727	emitter current, 357-358	297 NOT, 1200 PM 27 W
open-circuit tittle constants, 757 - 757	equivalent-circuit model, 358-359	current, 816-819, 855-863, 903-906P
single time-constant (STC) network, 33.	MOSFET and BJT, 557, 559	difference, 71-80, 115-118P
34, 35	operation of BIT, 379	differential, nonideal characteristics.
German, 1369–1370	operation of npn transistor, 353-361, 4655	629-635,677-678P
\$\$3 timer, 1369-1371	Operation of again transactor 164 364	differential, with active load 635-650.
astable multivibrator using, 1372-1374	operation of pnp transistor, 364-365	CARP
monostable multivibrator using, 1370-1372	recapitulation, 358-359	discrete circuit BTT 453-462, 466\$
Tyell 1218 12465	Active RC filter, 1256	486 489P
thopamp PSpice example, B15-B18	Active region, MOSFET and BIT, 559	discrete-circuit MOS, 314-323, 328S.
41 op-amp circuit, 1002 1005, 1050S, 1053P	Ac voltages, precision rectifier measuring,	345347P
41 Objection 1007 1004	1380⊢E382	emitter follower, 424, 425, 438-443, 466\$
bias circuit 1002 1004	ADC (analog-to-digital convener), 13-14, 418	
de analysis, 1006-1013, 1050S, 1053-1054P	Address decoder, 1235-1237, 1246S.	error 937
de collector currents, 1013	19 - 1P	expressing gain in decibels, 17
device parameters, 1005	. 1 . 1 . 41 .	feedback topologies, R14-822, 893-894P
frequency response, 1027-1028	I the water than the	frequency response, 30-40
input bias current 1010		frequency-response based classification.
input offset current, 1010	BiCMOS digital, 1190-1194, 1195S, 1201P	38 40, 415
input resistance, 1019-1020	dynamic MOS, 1166-1175, 1195S, 1199P	frequency response of, 30-40, 49-51P.
input stage 1004, 1013-1016	dynamic MOS, How 1975, 1175-1190.	322-323,461-462
input stage bias, 1007-1010	emitter-coupled logic (ECL), 1175-1190,	gain, 15
output resistance, 1020-1021	11958 1199-1201P	high-frequency response analysis, 721-731.
output short circuit protection, 1026	r istor 1152 1166, 11958	790-792P
output stage, 1005, 1022-1026	1197 1199P	instrumentation, 76-80, 108S
	do-NMOS, 1144-1152, 11958.	multistage, 651-665-682-685P
output stage bias, 1011-1012	1196-1197P	operational transconductance, 995
output voltage limits, 1022-1023	All-pass (AP) circuit, second-order filter, 1289.	power gain and current gain, 16-17
reference hias current, 1007	1392, 1293	power gam and corress games
second stage 1004-1005, 1019-1021	All, page (AP) filter, 1271, 1273, 1278	power supplies, 17-19
second-stage bias, 1011	All pass tunction, realization, 1281, 1284	relationship between four models, 27
short-circuit protection circuitry, 1004	All-pole filter, 1264	saturation, 19, 20
simplified model 1028-1029	Amount of feedback, 804, 805, 890S	sense, 1227-1235, 1246S, 1249-1250P
Stew rate, 1029-1030	Amount of recommendation	signal amplification, 14-15
small signal analysis, 1013-1026, 1050S.	Amplification 3 biasing MOSFET for linear, 269-270	single-pole response, 872-873
1054-1055P	that he had been a second	source drain, 293, 302-305, 5285, 541-5451
small signal gam, 1026-1027	Amplifier 3 46P	symbol convention, 20-21
small signal model, 1023-1025	applying BIT in, design, 396-403, 475-477P	three or more pales, 877-879
Theyenin equivalent circuit, 1021	applying MOSFET in, design, 268-276.	transconductance, 819, 820, 834-846,
transcondisciance, 1020	137 -319P	899 901P
	BIT, configurations, 422-445, 466S.	transresistance, 821-822, 846-855.
budy gain bandwidth and slew rate.	18 48 ₹P	901-903P
1030-1031	boffer, 23, 439	tuned, 1315-1327, 1328S, 1332-1333P
A	cascaded, 24-26	tanea, 1313-1327, 1224, 13
A	encode, 506- 536	26.22.418
Abrupt junction, 155	and differential 604-600	1394 . 26 27.41S
Ac (capacitively coupled) amplifier, 40	CB (common base), 424, 425, 436-438,	voltage, 22-23, 814-816, 864
Acceptor, 131	TARE BAR	voltage gain, 15-16
Access transistors, 1218	CC (common collector), 424, 425, 438-443,	widehand configurations, 770-770
Ac circuits, 4445P	CE l'Edition conserve	

Amplifter bandwidth, 31, 32 BJF for near ampoheation, 197, 199. frequency response 322-323. class AB carcuit 929, 933, 9678, 969, 970P biasing for inear amp rheatron, 197-199. Amplifier virgini biosing in MOS, 30%-314. Class AB circuit using Vicimulispher. busing using collector-to-base feedback 3285 343 TUSP resistor 45 - 452 Ampliner frequency response, measuring, 30-31 collector to base feedback resistor, 451, 452. biasing using constant current source Amp ther pole constant current source, \$12,313, 452, 453. 452,453 feedback and 870 879 907 908P drain to-gate feedback resistor, 314, 312, hias point Q: 402, 403. poles of feedback amplifier 872 being gate voltage and connecting resistance. BJ1 cascode 520 524 s figle-pole response, 872-871 CB communishase, amplifier 424, 425, stab fity and pole location, 871, 872 IC entegrated circuit amplifier \$26-537. 436 438 458 459 4668 three or more poles, 877, 870. 5535 576 580[2 CC (common collector) simpl fier, 424, 425. two pale response, 873-877 MOS amplifier circuits, 30% 314, 3285 4.90, 443, 4665 Amplifier transfer function Tital, 32 343 345P CF (common emitter) amplifier 474 Amplitude, symmetrical square-wave signal MOSEE I for anear ampolication, 269-276. 427 430, 432 435, 455 456, 457-458, 9.40 using diodes, 929, 936. Amplitude control Bias point Q 270, 275, 276, 398, 402, 403. characterizing amplifiers, 425, 426, 446 hmiter circuit, [339-]341 BiCMOS (hipolar CMOS) circuit circuit, 532, 536. noblinear, 1339 5 polar and \$105 trans stor. 568, 569 cincults at de, 378-394-4655-471-475p. Ampiitude response amplifier 31 Tabrication, A.I. citeart symbols, 365, 367. Analog circuit, 12 IC technology 1086, 1068 Side process \$13, \$14 classical discrete e result bias arrar gement Analog signal, 11-12, 415-45-46P Analog-to-digital converter (A D or ADC). VLSI process A12 collector base junction capacitance, 707 13-14,415 BiCMO5 cascodes 525-526-5535 collector base reverse current (ICBO), 167 Angular frequency, to, 9 Bit MOS digital circuit, 1190-1194, 11958 collector current, 356, 404, 406 Anisotropic etching, 44 120 P Common emiller characteristic, 474-376 Anode diode (66) Bit MOS inverter 1191 11913 common emitter current gain 374 Antoniou inductance simulation circuit, dynamic speration 1193 companison to MOSEET, 554, 560, 583, 585P. 1285 1286 equivalent circuit 1193-1194 conventions, 365, 365 Applied voltage pn junction with, 145-154-161P cuttent flow, 454, 356 Asiable multivibrator, 1336-1363-1367, 13865 two input NAND gate, 1194-1194 current vortage characteristics, 365-378 130 P B linear transfer function (27) 468 47, [1 \$53 JC | 1372-1374 Binary, number system 12-13. cut iff frequency 708, 71ri operation 1363 1365 Bipolar ease ide amplifier high frequency response 755 756 7848, 794 798P dependence of a longal ector valtage, triangular waveform 1366-1365 371 373 4655 Attenuation function, 1256 Bipolar differential amplifier Audio band, 10 CMRR (common-mode rejection ratio 647, 648 discrete circuit amplifiers, 453-462-4668 Autotransformer, 1318. common mode gain 647-64x अस्त करवार Avalanche effect, pri junction breakdown, 153 differential gain 644-647 Early effect, 371, 473, 420, 421, 4658 input bias and offset currents 634-655 emitter current, 357-358-407-408 input offset voltage, 632-634 em fter follower 424, 425, 438, 443. Balanced manner 600-622 pair with active load, 644, 650 460-461, 4668 Bandgep energy, 128 systemic input offset voltage 648-650 equivalent circuit models, 358-350-Bardpass (BP) circuit, design data, 1290, 1292 Bipolar junction transistor. See BJT (bipolar june high frequency hybrid model 707, 708 Bandpass (BP) filter, 40, 1257, 1258, 1276 Bandpass amplifier 40 high-frequency model, 706-711, 294-7858. Bipolar mirror, base current compensation, 539 Bandpass function, realization, 1281, 1282 - % hybrid 7 moder 410-411, 707-708 Band reject, 1257, 1258. Bipolar op amp IC tiplegrated circuit) parameters, 556, 557 Bandstop (BS) filter, 1257, 1258 analysis using current gains 664-665 IC technology, (f)86, [087] Bandwidth frequency response 783-784 input revisionce at base, 406, 400 BH amplifier 462 multistage amplifier, 657, 665, 6665 input resistar ce at emitter, 407, 408 circuit performance 97-102, 122-123P Brquad, 1293 internal capacitance, 706-711, 2855, 788P. modes, 403-422, 377-381P. full power, 106, 107-1085 Biquadratic transfer function 1271 ideal up amp. 56. Bistable circuit, 1203 mode vitor operation mides, 379 Bistable multis ibrator 1336, 13865 obtaining voltage amplifier, 396 Bistable multivibrators, 1355-1362, 1390-1397P 1 operation in saturation mode, 362, 363, histable circuit as comparator, 1360-1361 operation modes, 352, 353, 465\$, 466, 468P. J rp c histable circuit as memory element, 1358 operation of upin transactor, 353, 361. н . histable circuit with noninverting transfer (characteristics, 1359. pup transistor 364-365, 4655 Kr + 1 m l feedback loop (35%, 1356) power, 943-950-970-971P 1 output level precision, 1361, 1362. PSpice example B26-B27 1) 1 , , , Schmitt Ingger, 1358 uve mode, 356-357 recapitulation, 358, 359 transfer characteristics of bistable circuit is e-current compensation, bipolar mirror, 539, safe operating area 949-950. 5535 saturation resistance, 374, 376 inggering bistable circuit 1358 B c, c, RI . saturation voltage, 374, 376. Bit lines, memory chip, 1215 Programme to the second separating signal and de quantities 409-410 BIT (bipolar junction transistor) 28 small signal analysis from circuit diagram. t. 419-420 - THE H 16 small signal equivalent circuits, 412 - CM-s-c-t small signal models for Early effect, 420-421 * · P small signal models of pup transistor, 412 . . . 1 small signal operation, 303-422-477-484P. · / · small signal vidtage gain, 399, aug. junction capacitance, 707 SPICE simulation 378, 466P structure, 352-353, 4655-466-468P E ·

biasing amplifier circuits 446-453

Class B mitput strgc, 918-924, 967\$ 968 969P

structure of translators 361	4)	
temperature effects 464, 465	Buffer driver stage, BJT op amp 1046	t mean
three terminal device, 231-232-341, 455	contened precision peak detector (388-1367	AC 44 45P
E BIORGE 411 415	Bypass capacitor	milysis 14P
transconductance 404-406	amphher 7848	basics 42P
transistor breakdown, 463, 464		biasing in B11 amplifier, san 453
transistor characteristics 370-371	Common cutiler amplifier, 154	BJI 532 536
two power supp y has arrangement 450-45;	comming source ampather, 316, 643, 644	HJT at dc, 378-394-4655, 471-475P
voltage gain 408-4017	C	design data for second-order filters
voltage transfer characteristic (VTC) 397	Capacitance	2998 1289 1292 1293 C
VTC by graphical analysis, 401-402 BIT differential pair 612-628, 672-676P	BIT 707 710	equivalence of, from feedback-foon noon
basic operation 613-6-3	MOSEE 1, 701 - 703	SODE RD
CAIRR (common mode rejection ratio)	MOSEET and BJT 559	feedback teiple 842, 843
6.34-6.26	Capacitive effects, pre junction, 154, 157, 150c.	folded-cascode CMOS op amp, 991-993
collector currents 619 4529	101 16.79	monostable multivibrator, 1239, 1240
sommon mode ga p, 624-626	Capacitively coupled amplifier, 10, 40	MOSFET at de 258-267
common mode input resistance, 626	Capacitor	op amp performance 97 102, 122-123P
configuration, 6[2, 6[3	common crustes (CE) amplifier, 694-694	918015100 rectifier circuit, 1378-1386, 1386
differential half-circuit, 622-624	699. 70 (pulse generation 1238-1240
differential voltage gain, 622	communeum ter ampliner 694-699	rectifier, 194-207, 225-227P
input common mode range, 615	VLSI process, A10-A11	switched-capacitor (SC ,, 1311, 1312-1315
input differential resistance, 621, 622	Carrier concentration in intrinsic silicon, 157	winhols 365-367
large signal operation 616-617	Carrier concentration in n-type silicon, 157	Theyenin-equivalent, 43P
small signal operation 618-624	Carner concentration in p-type selicon, 157 Carner depletion region, 139	two-stage CMOS op-amp, 977
BIT modet	Carrier diffusion, 135-137-1585	Nollage doubler 212, 213
parameters BF and BR in SPR F-B12	Camer dott, 132 133 158%	Circuit diagram, small signal analysis from
NPICE B9 B12	Carner transport B10	414.450
SPICE Gummel Proprinted B11	Cascaded amplifier model, 24–26, 47P	Circuit implementation, second order active filte
SPICE parameters, B11	Cateading dynamic logic gates 1172	17.62 17.62
BTT op amp (operational amplifier)	Careone Service Services	Circuit mode)
bus design 1033 (035	MOS mirrory 538, 5535	amplifiers 21 30, 45-49P
boffer driver stage, 1046	Jerm, 506n 4	cascaded amplifiers 24-26
Control time de volton et en e	funed amplifier, 132	determining R and R , 27
controlling do voltage at output of input stage, 1444-1443	Cascode amplifier, 506-526-5538, 572-574P	relationship between four amplifier models
current in inactive transistor, 1/147-1/149	BICMOS cascodes (525), 526, 5538	unitateral 28/30
desegn, 1031 1049, 1050S 1056-1051P	bipolar 755-256	voltage amplifiers 22–23
design of input stage for rail-to-rail 1 200	BIT cascode, 5201-524	Circuit operation
1035 1048	sascoding, 408-409	class AB output stage 924-926
device parameters, 1933	double casending, \$18, \$19, \$535	class B output stage 918-919
riear rail-to-rail output signal swing, 1033	forded cascode, \$19-520	CMOS invener, 1084-1092
near rail-to rail output swing 10.45 10.40	high frequency response, 750-756, 7855	Circuit symbol
output stage design, 1045, 1049	794. 798 p	amplifier, 15
performance requirements, [03] = [033	MOS, 250, 255	Mark of the the
rail-to-rail input commin-mode range	MOS cascode 507, 512	M. I. a. S. C.
1032 [835	output resistance of emitter degenerated CE amplifier 524-525	operational amplifier, 54
Schottky barrier diode 1043	output resistance of source degenerated CS	Clamped capacitor 211
Bode plot 1:3-166 F6-167P	amplifier \$17-518	Clamping circuit, 210-212, 2165, 227-229P
closed loop response, 880-881	voltage gain distribution, 514-517	precision 1386
frequency response 33-34, 35	Cascode differential amplifier 604-605	Class AB output stage, 924-928-9678-969p
\$400 marg in 3079, 5000	Unscoding	rasing, 929-933
Phycyligating stability, 881–884	current buffering action, 505, 506-507	biasing using diodes 929-930
phase margin, 879-880	double 518 519 5535	bilistik using V _{ta} multiplier, 931-932
Mahility study using, 879-881-908P	Cathode dode 166	circuit operation, 924-926 classification, 912, 913
Budy MOSEFT, 232-234 Body effect	CC-CB cascade, tuned amplifier, 1321	CMOS, 933, 943
	CC CB configuration 55(L55), 777-779	compound devices, 952-953
model 324-325	CC -CF configuration 546-547, 773, 773	configuration variations, 450-955, 9678,
MOSELIS, 323-325, 347P	CC CG configuration 55(E55)	971-973P
Body effect parameter, 324 Body transconductance, 324–325	CD CF configuration, 546-547, 773	Darlington configuration, 952-953, 9678
Buol-Grapped follower, 180P	CD CG configuration 7774779	input emitter followers, 951
Bound charge (130)	CD-CS configuration, 546-547, 773	output resistance 926-927
BreakJown	Center frequency, 1274	power MOSELTS, 965-966-9678
BJT 463-464	response peak 39/40	short-circuit protection, 954-955
MOSFET 325-326	Cemer tapped, 197	thermal shutdown, 955-956
Breakdown diode, 190	Channel MOSFET, 234–236	Class A output stage, 913-918, 967S, 967-968P
Breakdown region, junction diode, 178-179	Channel length modulation, 254, 255, 3285	classification, 912, 913
Breakdown voltage, diode, 178	Channel pinch-off (242, 249)	power-conversion efficiency 917 J918
Break frequency, STC networks 35	Characteristic equation, 1337, 1338	power dissipation, 915-916
	feedback amplifier pole, 872	signal waveforms, 915
	Charge sharing dynamic logic encurt, 1174-1172	transfer characteristic, 913-915
David 10	Charge stored in depletion layer, 141-145-158	Class B bipolar output stage, Multisim example,
Bridge amplifier, configuration, 960-962	Phones at people Hay, 1275, 1320P	B112-B118
	Popular chample Boy B71	Ciass B BJT output stage, PSpice example,
Butter amplifier 23 47P 439	Chemical vapor deposition (CVD) 1C fabrica	11
	17011 40- 40	Class B output stage, 918-924, 9678, 968, 969P

.....

Class B output stage combinued: voltage transfer characteristic 939-941 · 25, 436-438, 4669, arcsp circust operation, 918-919 CMOS (complementary MOS) inverter characteristics, 446 classification 912 913 D89 1098 1132S 1136 .138P. discrete circuit HIT 458-459 power conversion efficiency, 920-921 circuit operation 1089 7092 Common base current gain, 358. power dissipation 921,922 dynamic operation, 100%, [110, [1328] Common-codector (CC) amplifies reducing crossover distortion, 923 dynamic power dissignation, 1109, 1110. BH 424 425, 438 443 4668 ungle supply operation, 924 equivalent load capacitance C, 1184-1187 emister tollower 438, 44e transfer characteristic 919-926 inverter sizing, 1307, 1309. Common drain (CD) amplifier Class C, amplifter stage 912 913 Multisim example, B123-B127 BH 424 425 436-438 4665, 483P Classical sensitivity function, 1307 n-channel Q, and p-channel Q, MOSFE Is characteristic parameters, 303, 303. Classification, output stages 912 914 MOSEET 293-302-305, 328S-34E-343P ummalched 094 098 Ctean room, oxidation 12 pass transistor control 1758-1159 need for vortage buffers, 302, 303. Clear field, VLSI layout, A15, A16 propagation delay, 1099-1164. Common emitter (CE) ampliber Chipper 208 PSpice example Both-Boll adapting formulas for, 741-742 Clock 1203 voltage transfer characteristic (VTC alternative gain expressions 429-430. Clocked set reset flip-flop CMOS implemental 3092 3094 1129 1133 analysis on circuit 430. tion, 1211 1212 CMOS complementary MOS) logic circuit BJT, 424 427 430 4665 481 483P Closed-loop amplifier, frequency response of, 1110-1121 11328 1138-1139P capacitors 694 699 99. (n2 basic structure, 1140-1113 characteristic parameters, 427, 428, 446-Closed-loop gain characteristics (133) CMOS inverter (089) (1098) (1325) discrete circuit BIT 455-456. definition G, 59 gain cell of with current source load inverting configuration, 59-61 1736-1138P 195 496 noninverting configuration 67-68 CMOS fogic gate circuit 1110-1121 11325, high frequency response 717-720 A 4 5 1 38-11 (UP 100° 90F , III , ST complex gate 1115 lower 3 dB frequency 699 ____ deep-submiction design 1122 1131, 11 - 1 W 10 law frequency response 694 701 785 787p . P Maltisim example, B85-B88 ¥ .. dis tal logic invenery 1062, 1089, 11525 output resistance of emitter degenerated 1134 1136P 524-535 - · · · · · · dynamic operation of CMGS inverter. overall voltage gain, 428-429 317 N 109% 1/10 (1/12% PSpice example B27-B30 _ exclusive OR function, 1115, 1116. values for three capacitors, 699-701 fan in and fan-out on propagation delay [112]. with emitter resistance 432,435, 457,458 inverter output resistance. 1143 Common emitter characteristics, 372, 374, 476 folded-cascode CMOS op amp. 991-1901, noise margins, 1133. 1050S, 1052 (053P Common-emitter circuit, fransistor amplifier, 28 propagation delay, 1133 Common emitter configuration, 372 frequency respurse of folded-cascode pull-down network (PDN), 1110, 1111, 11328 Common emitter current gain, 357, 374 pull up network (PUN) 1110-1111, 1112 Common gate (CG) amplifier frequency response of two-stage 981-984 1325 characteristics, 306 1C technology, 1086-1081 PUN and PDN networks 1115 implementation of clocked set reset (SR) flipdiscrete circuit MOS 348, 326 synthesis method, 1117 high frequency response 746, 750-7855. flops, 1211, 1212 technology scaling, 1122-1131-2139-1141P 794-795[* implementation of SR flip-flops, 1207-1211 transistor sizing, 1117-1120 MOSFET 292 300-302 341 343P input common-mode range of folded two-input NAND gate 1114-1115 Common mode feedback, 1017, 1041. claunde 993-994-999-1000 two input NOR gate 1113-1114 de vortage at output of input stage, input common-mode range of two-stage CMOS logic gate, Domino, 1173, 1175, 11958. 977, 078 CMOS transmission gate Common mode gain. M . I wist configuration, 1153 active loaded differentia amplifier 641-644 equivalent resistance, 1161, 1164 hipolar differential pair, 647-648 The state of the s switches in PTL circuit 1150-1164 A ... BJI differential pair 624-626. CMRR (common-mode rejection ratio) B3 MOS differential pair, 605-612 10 Y active-loaded differential ampofier, 641-644 Common mode half circuit 607-624 Dipolar differential pair 647-648 Common mode input resistance, 626 \$* 14 h BJT differential pair 624-626. Common mode input resistance (R.a.), B3 111 1 Jehnithin 72 July Common mode input signal, ideal op amp, 57-58 1 14 P. monatch 60x 610 Common in ide range, 116P. . . . MOS differential pair 605-612 Common mode rejection, 1234 1 1 two-stage CMOS op amp. 981 Coincidence function, 1138P Common mode rejection ratio. See CMRR. 4 69 Collector (C), terminal 28, 352 . , , _ _ _ (common mode rejection ratio) Collector base anction (CBJ) Common milde voltage, MOS differential pair, · · · BIT 352 353 4655 8 2 40 41 589 500 aperation of BJT 179 Common source (CS) amplifier twin-well, process, A7-A9 two-stage op amp 651-657, 6668, 976-991. analysis from tircuit diagram, 297. E SCHOOL FEE 10505, 1051-1052P characteristic parameters of 295-296-306 ---coupling and bypass capacitors, 693-694 HJT 404-406 × ** discrete circuit MOS 316-317 14 . , ---exact analysis of high frequency 737-741 base feedback resistor, binsing gain cell of with current source load -495, 496 high frequency response, 713-717 789 TOOP . , lawer 1 dB frequency, 692, 693 . ____ . 1 w frequency response 689-694, 785-787P low resistance R₂₄, 742-745 MOSFF 1-292-294-297-3288-341-343P

Multisim example: B75-B84_B100-B103 BIT circuit 542,554 ron design, See Technillings so iting B103-B103 Liscode MOS 538 5534 Descriera entresistance alla output resistance of source degenerated differential MOS amplifier with Toad De, charitise teedback negative 2013 517 518 Depict of Capacitance 158 overall voltage gain, 296. MOS ampliner 313 pole frequencies by inspect on 69% wide swing of folded cascode CMOS op-/ 1 No PSpice example 4823-4825-4829-4830-4833 amp 1000 ,001 Depletion layer capacitance, MOSEFT, 2011 resistance in source lead, 318, 319 Wissin 539 541 5538 with some e resistance, 297, 300, 318, 319. Carrent mirror circuit 537, 546, 586, 582P. Depletion region. Carrent-mixing coment sampling topology open cascult ferminals, §39, 140, 1598. width of and charge stored in 441-143, 1598. circuit offitz fig. 93% 943 Depiction type MOSELT, 326-327-3288-347P Current mixing, voltage sampling topology, output resistance, 937-949 821, 822 Descriptivity factor freedback 80% Current mode togic (All), 1127 hipotaccic at (000) voltage transfer characteristic 939-941. Design Comparator, bistable circuit as 1360-1365 bias of BFT oplump, 1033-1035. Comparison circuit 806 Current signal 9 BJT op a np. 1031 1049 1050S 1056-1057P Current Chk 531 Complementary circuits, 1289. emont data for second urder filters. Complementary manner 600-622 Current source, 535 D88 1289 1292 1293 input stage for rail to rail Vicio 1035, 1638 Complementary pass trans stor logic (CPL) 1165 Complementary switch, inverter, 1068 Widlar 543 546 553S output stage, for near rail to rail output. Complementary transformation 303 Current source load, output resistance, 499, 500. swing 1645 1649 Complex frequency variables, 32 Carrent source paded 445 pass transistor logic (PTL) c real. Compies gate, CMOS togic circuit, 1115. 53 F154 CS and CE amptitions with 495-496 pseudo NMOS logio circuit, 1149-1150 Design abstraction digital systems, 1088-1089 Compound device class AB output stage differential amputier with 603. Computer aids digital systems, 1008-1089. Design of de power supply. PSpice example Current steering, 527 BH circuit 535-536 Concentration gradient 135 Carrent steering circuit, MOS, 530-532 Concentration profile, 135 Design parameters BIL op amp 4033 Corrent transfer eating 52% Conduction interval, 20% MOSELL and BIT 559 565 566 Conductivity (1,133) RH 365-378 4655 466-471P Design phil sophy IC (integrated circuit) 493. Configuration CC -CB amplifiers 550-551-777-779 circuit symbols, 365, 367 CC CE amplifier 546-547, 773-777 Design trade offs two stage CMOS op amp. co lector base reverse current (f. act, 367) CD-CE amplifier 546-547-773 conventions, 365, 367 CD CG amplifier 777-779 CD C5 amplifier 546-547-773 D flip flop circuit (1212-1214) diade 166-167 Early offect, 371, 373, 4658 MOSEFT, 247, 258, 3288, 331, 334P two stage CMOS up amp, 976 CMRR common mode rejection ratio), 72. MOSELT and BIT 557 559 560 operationa amp 71-80, 145-118P wideband amplitter, 710-779 single op amp 72-75 superior circuit 76-80 Current visitage relationship, 158 Conjugate pairs, §2. unction 147 152 Constant current source Difference mode, MOS differential pair, 593 Basic MOSEFT 527, 530 Cut in voltage, junction diode, 176 Differential amporter biasing 452 453 active-loaded MOS differential pair, 637-638. brasing a MUSEL E 3 2 313. Constant-voltage drop model, diode, 181-182, bipolar differential pair with active load, 611, 352, 353 644-650 -BJT 612-628-672-676P operation of BJE 379 CMRR (common mode rejection ratio). Coupling capacitor 611 644 common mode gain 641-644 DAC (digital to analog converter) 44-36P amplifter, 38, 40, 7848 differential gain of active loaded MUS pair Dark field, VLSI layout, A15, A16 common emitter amplifier, 456. common source amplifier 316-693-694 Darlington configuration, 549, 550, 5535 class AB output stage 952-953-9635 differential to snigle ended conversion, 636. Conspent bond, 126, 127 frequency response 760-769-796P Darlington pair 549 Unasover distortion, 919 input bias and affect currents of bipolar. Dc amplifier, 40, 56 class B output stage reducing, 923 Crystal oscillator, 1353 [355, 13865] 634-635 De analysis 741 op amp circuit 1006-1031; input offset voltage of bipolar 632-634 1050S 1053 1053P 1389 [390]* input offset voltage of MOS pair 629-631. De bas point 276, 277 Pierce osciillator 1354-1355 MOS 588-612-661-612P Descollector currents, 241 op amp circuit, 3013. Current, mactive transostor of BJT up amp. MOS differential pair \$88,598,603 Decomponents, separating signal and 409-410 1047 (049) numifical characteristics, 629-635, 677-678P De em tter degeneration revisior B27 Current amplifier, 27, 415. preference to single ended 587-588 creant model 26 teedback 855 864 903 906P De imperfections with active load, 635-650-678-682P input bias current (I_b), 93-95-1078 input offset currents (I_e) , 93-95-1078 topology, 816-819, 864 BH differential pair 612-628 inverting integrator operation 95/97 Current buffer, 505 offset voltage (1), 6,89,92 Carrent buffering, 506 op amp, 88 497 120-122P Current conveyor 585P 973F De operating point, 270-398 Current crowding, BHI safe operating area, 949. hipotar differential pair 644-647 De power supply PSpice example B18-B22 Current dis der, 43P De restoration, 211 Current flow MOS differential pair, 599-601 Di restoret, 210-212-2168 diff ision current, 135-137-1585 Differential gain at di. BJ drift current, 132-133, 1588 Diffurential half circuit MOSELT 234-236 HJT deflerential page 622-624 apa transistor in active made 354, 356. semiconductor, 132-138, 1505, 159-160P

Current gain 16, 17, 528, 664, 665

Current mirror, 528

IN-6 Index

D

Differential-in (continued)	full-wave recipier 197-199	Drain terminel consultaness 222 con
Opening 616	graphic analysis, 180	Drain terminal, signal current 277, 279 Drain to gate feedback resistor, buising, 311–31;
Differential-input, single-ended-output amplifier	half wave recibler, 198-197	Emit current
Differential-input resistance (R_a) , 75, B3	tdraf, 166–173, 216–219P ideal diode model 183	and equilibrium, 140-141, 1505
Differential input signal	iterative anglysis 180-181	semiconductor, 132, 133, 1505
ideal op amp \$7, 58	aser, 215	Drift current density, 157
MOS differential pair 593	I ght-emitting, if FDs), 214-215	Driver, memory chip, 1216 Dry etching, A4
Differential input voltage MOS differential pair,	finiter circuits, 207-210, 237-229P	Dry oxidation, A2
Differential out	modeling forward characteristic, 179-189	Dummy cell (23)
bipolar op amp, 657	AP	Duty cycle, 211, 1374
op amp, 636	operation in revenie breakdown region zener diode, 189-194-224-225P	Dynamic memory, 1204
Differential output, 600	peak receither 200-205	Dynamic MOS logic circuit, 1166-1175 11955,
Differential-pair configuration	photod/odes 214	harris personale, \$157, \$150
BIT, 612–628, 6668, 672–676P	precision half wave rectifier, 206-207	basic principle, £167–1168 cascading dynamic logic gates ±1172
MOS, 588–598, 666S, 667–668P small-signal operation of MOS, 599–612,	rapid analysis, 192	charge sharing, [17]-[17]
666S 668-672P	rectifier, 167-168	Domino CMOS logic, 1173-1175
Differential voltage gain, BJT differential pair,	rectifier buth bitter companies 20%, 20%	evaluation phase, 1167
622	rectifier with filter capacitor, 2004-204 reverse-bias region, 178	nonideal effects, 1170-1173
Differentiator, op amp 80-85, 87-88, 118-120P	Schottky barner, SRD1 213-214	output voltage decay, 1170-1171
Differentiator time-constant, 88	small signal model, 184-187	periodically refreshed, 1166 precharge phase, 1167
Diffusion IC fabrication, 44-45	superdiode 206-207	Ovnamic operation
Diffusion capacitance, 158 BJI 707	terminal characteristics of junction, 173-179	BiCMOS inverter circuit, 1193-1194
pn junction 155-157	219-221P	CMOS inverter, 1098-1110, 11325
Diffusion constant, 136	Variations 214	pseudo-NMOS logic circuit, 1149
Diffusion constant and mobility, 138, 157	voltage doubler 212-213 voltage regulation, 187	Dynamic power dissipation, 1078
Diffusion current	Diode-connected transistor 260	CMOS inverier 1109-1110
open-circuit terminals, 139, 1595	Diode forward drop, voltage regulation 187	Dynamic madom-access memory (DRAM cell,
semiconductor, 135-137-1585	Diode logic gates, 170-171	1217, 1225-1227, 12468 differential operation in, 1231-1232
Diffusion current density, 157 Diffusion length, holes, 148	Dinde model, SPICE, R4-R5	Dynamic resistance, [9]
Diffusivity, 136	Diode small signal conductance 186	Dynamic sequential circuit, 1204
Physical circuit, 14	Diode small signal resistance 186	
Digital IC technologies, inverter, 1086-1088	Directly coupled (dc) amplifier, IC technology,	E
Digital logic inverter, 1062-1089 [1325]	19 4()	Early effect 378
B.CHAS tone to	Discrete circuit, electronic device, 5	dependence of current on collector voltage, 371-373-4658
BiCMOS 1086 1088 bipolar, 1086, 1087	Discrete-circuit bias, classical arrangement,	small-signal models 42()-421
CMOS, 1086-1087	447 449	Early voltage 372
computer aids, 1088-1089	Discrete circuit BJT amplifier 453-462 4665	Ebers-Moll mode B9
design abstraction, 1088-1089	CB (common base), 458-459	Edge Inggered 1212
digital IC technologies, 1086-1088	CE (common-emitter), 455, 456	Effective base width, 372
digital-system design, 1088	CE with emitter resistance, 457-458	Effective voltage, 235 Effective voltage, 235 Effective voltage, 235
energy-delay product (EDP), 1084-1085 function, 1062	emitter follower 460-461	Einstein retationship, 138
gallium arsenide (GaAs), 1086, 1088	frequency response 461-462	Electron-current density, 136
rdeal VTC, 1066	Structure 453-454	Elmore delay formula, H63
inverter implementation 1066-1069	Discrete-circuit MOS amplifier, 314–323, 3285	Emission coefficient Ba
lagge circuit families 1086-1088	CG (common-gate) amplifier, 318, 320	Emitter Er
noise margins, 1064-1065	CS (common-source) amplifier 316-317	terminal, 28-352
power-delay product (PDP), 1084-1085	frequency response, 322-323	wideband amplification by, 770–773 Fruiter base junction (EB)
power dissipation, 1078-1080 propagation delay, 1080-1084	source follower, 321-322	BJT, 352, 353, 465S
vilicon area, 1085-1086	structure 314-316	operation of BJT, 379
voltage-transfer characteristic (VTC),	Discrete CS amplifier, Multisim example, B100- B103	Emitter-coupled logic (ECL), 587, (175-1190,
3062 1064	Discrete-time signal, 12	11958, 1199-1201P
rgital signal, 12, 415, 45-46P	Discretized signal amplitude, 12	basic gate encore 1177-1180
igital system design, 1088	Distortion waveform, 15	basic principle, 1175–1176
46P converter (D.A.or DAC), 14,	DMOS (double-diffused MOS), translator.	circuit of ti)K logic gate family, 1178 current mode logic (CML), 1177
igitized signal amplitude, 12	462-963-967S	families 1176-1177
igit line, memory chip, 1215	Dominant pole, 99	fan out 1185
rude 165-216	Dominant-pole response, 721	manufacturers specifications, 1184~1185
biasing class AB circuit 929-930, 969-970P	Domino CMOS togic, 1173-1175, 11958 Donor 130	fluise margins, 1483
breakdown region, 178-179, 2158	Dopants, A5	NOR transfer curve, 1183-1184
Pridge to life to an Edge	Doped sermiconductor, 129-132, 158S, 159P	OR transfer curve, 1181-1182
clamped capacitor, 210–212, 227–229p	n type 129	Power dissipation, 1186-1187 PSpace example B64-169
constant-voltage-drop model 181-182 current-voltage characteristic, 166-167	p type 129	signal transmission, 1185-1186
C restorer, 210-212	Double anode zener, 209	speed of operation, 1185-1186
diode logic gates, [70-17]	Double cascoding, \$18, \$19, \$535 Double limiter, 208	thermal effects, 1187
exponential model, 179, 180-181	Drain, n', of MOSFET, 232-233	voltage transfer characteristic (VTC),
forward-bias region, 175-177	Drain diffusion MOSFET, 701	11k0-1185
		wired OR capability, 1190

mitter earreid	ikleal shunt shunt transresistance ampulter	32%-13238
input resistance at emitter 407,408	846-848	traina no remis 1280
npn (massister in active mode, 357-358	interference reduction 311-312	Types E25
mitter degenerated Ch amplifier, output resix	loop cain 863 865 868 8908 906 907P	Fixer approximation, 1259
tance, 524-525	Miller compensation, 886-389	Filter capacitor, 200
mitter degeneration resistance 435 mitter follower	negative, properties 809-814-8905	rectifier with 200-205
B11 424 425 438 443, 4665	NU XVIP Name of the 260 270	Filter order 1200
characteristic parameters, 439-441	Nyquist plot 869-870 pole aphitosg 886-889-8905	Finite ipen loop gain
Characteristics, 446	practical series shant amplifier 825-827	op amp, 61-62-69
discrete-circuit BJT 460-461	practical series short transconductance	First order filter 1271 1272 1273, 13278
high frequency response 758-760, 7855	amplifier 836-837	Erst-order function v-domain F2-F3
795 79t P	practical shunt-series current amplifier,	Fixed gain IC (integrated circuit) power ampli
merall voltage gain, 441-442	440-844	her 956-959 961S
They enin representation of, output, 442, 443	practical short shunt transfesistance	Flash memones, 1245
voltage buffers, 438-439	amplifter 848-849	Flat gain, 1275
milter resistance, 407	reduction in nonlinear distortion, 813-844	Fip-flop 1206-1214, 1246S, 1246-1243P
common-emitter amplifier with 432 435 457 459	series short transconductance amporter R14-846-899-90	CMOS implementation of clocked set reset SR) 1211, 1212
PSpice example B27-B30	series shunt voltage amplifier, 823-833,	CMOS implementation of SR 1207 1211
Frency delay product (EDP) digital logic	894_899P	D circuit, 1212-1214
inverter 1084-1085	short-series current amplifier 855, 863	set reset (SR), 1206-1207
Inhancement mode operation 239	90 × 906P	Pleating gate, 1244
er hankement type MOSFF 1, 239	short-short transresistance amplifier,	Floating gate transistor 1244, 1245
Epitavial Inyer, 35	\$46 855 901 904 P	Folded cascode
Epilary AS	SPICE simulations, 890P 895P 901P 906P	CMOS op amp 991 ±001, 10505
Equations, summary of important, 157, 158	н Р	· P
Equinpple 1259	stability problem 868-870-8905-907P	IC tintegrated circuit; amplifier, 519–520,
Equivalence, 1138P	stability study using Bode plots 879-883	5515
Equivalent circuit	JOSP	Felded cascode amporter
Bic MOS invener, 1193, 1194	transconductance amplitur, 819- 820- 864	Mustisim example B92-B95
Ligh-frequency response 731-732	transfer function of amplifier, 468, 869	PSpice example B40-B46 Folded-cascode CMO5 op amp
ideal op amp, 56	transferistance amplifier 821-822-864 voltage amplifier 814-816-864	circuit 991 994
two-stage CMOS up amp. 982 Equivalent circuit model, npn transistor in active	Feedback amplifier	frequency response, 996-997
mode 35% 359	PSpice example B46-B50	input common-mode range, 993-994,
Equivalent feedback loop, generation, 1303-1307	transfer function, 868, 869	999-1000
Equivalent load capacitance C CMOS inverter.	Feedback factor # 805	operational transconductance amplifier
\$104 x107	Feedback loop	(OTA), 995
Equivalent resistance, CMOS transmission gate	histable multis ibrator, 1355-1356	output swing, 993-994
1161-1164	generation of equivalent, 1303-1307	output voltage range, 1000-1001
Erusable programmable ROM (PROM), 1240	oscillator 1336-1337	rail to rail input operation, 999-1000
1243-1245-12468	single-amplifier biquadratic active filter	stew rate 997 structure 992
Error amplifiers 937	[294-302]	vultage gain, 994-996
Error signal 806	Feedback transfer function 868 Feedback triple, 843, 843	wide-swing current mirror, 1000-1001
Etching, 43, 44 Evaluation phase 1167	Field programmable gate array (FPGA) 1088	Lorced ratio 363
I veesy concentration, hoses, 148	Filter See also Second-order active filter, Single	Forward base transit time 707
Exclusive OR XOR function, CMOS logic	amplifier biquadratic active filter	Forward base pri junction, 145-147
circuit 1115-1116	all-pass function, 1281, 1284-1285	Forward hissed diode, 166
Exponential model	bandpass function, 1281, 1282	Forward-bins region, junction diode, 175-177
diode 179	Butterworth filter 1263-1267, 13278-1329P	Forward current 158
graphical analysis using, 180	Chebyshev filter 1267 1270, 13278, 1329P	Founer series, signal, 9-10
iterative analysis using, 180-18.	hirst order, 1271, 1272, 1273, 13275	Founer transform, 9, 10
	rirst order and second-order functions	Free electron, 126, 127, 1585 Frequency, magnitude of gain of CE ampither
F	1270-1278, 13275, 1329-1330P	15, 688
Fan in, propagation delay, 1121	high-pass function, 1281, 1282 law-pass function, 1280, 1281, 1282	Frequency compensation, 97, 878, 884-886.
Pan-out	notch functions, 1281, 1282-1284	908 ODUP
enutter coupled logic (ECL), 1185	passive sensitivities, 1308	unplementation, 885-886
propagation delay, 1124	resonator natural modes 1279-1280	Miller compensation, 886-389
Feedback, 802-800-890-909P	second-order, 1271 1274-1275 1276-1278	pote splitting, 886-889, 890\$
amplifier poles, 870, 879, 890\$, 907, 908P	second-order active, based on inductor	theory, 884-885
analysis method, 863	replacement, 1285-1293, 1328S, 1331P	1 Quency dependence, open-loop gain, 97-99
bandwidth extension, 810-811	second-order active based on two-integrator	107 1085
basic topologies, 814-822, 893-894P	loop topology, 1293-1299, 1328S, 1331P	Frequency response 3-dB frequency, 721 723, 784–7858
current amplifier 816-819, 864	ECR resonator, 1279-1285.	790-792P
equivalent of circuits from feedback-loop	1327S, 1330 1334P	741 op-amp circuit 1027 1028, 1055-1056
point, 865-867	sensitivity, 1307-1309, 1328S, 1332P	active loaded MOS amplifier 765-769
frequency compensation, 884-886, 908-909P	single amplifier biquadratic active, 1299 307, 1328S 1331 1332P	analysis tools at high-, of amplifiers.
gain desensativity, 809	specification, 1257-1260, 33278	721-731
general, structure, 804-809-890-891P	switched capacitor 1310 1315 13288	bipolar op amp, 783-784
deal series shunt amplifier, 823-825 ideal series shunt transcorductance amplifier.	P.	BJ1 high frequency model, 706-711
834 836	transfer function, 1260-1263, 13278, 1329P	differential ampliffers, 760-769
ideal shunt-series current amplifier, 855-856	transmission, 1256-1257, 13228	equivalent circuit, 731-732

ideal shunt-series current amplifier, 855-856.

Frequency response reontinued Gall um amenide (GaAs), IC technologi. 1086-BJT 410 411, 423, 707, 708 exact circuit analysis 237, 741 MOSEFT and BIT 55" 561 folded-cascode CMOS op amp. 996-997 I model 288-3288 Gate-capacitance parameters, MOSEE Emoder formulas for common-emitter (CE) amplifier H" H9 741 742 Gate capacitive effect, MOSFET, 701, 702 high of hipolar cascode amplifier, 755, 756 Gate effectif IC untegrated circuit, amplifier high , of CE amp, her, 717, 720, 731, 745 emitter-coupled togic (FCL) 1177-1180 basic gain cell 495, 506, 5538, 569, 575p. high-, of CG (common gate) amplifier, pseudo-SMOS logic circuit (1750) basic MOSFET current source, 527, 546. 746, 750 Gate electrode, MONFET, 232, 233. biasing, \$26-537, \$538, \$76, \$50P. high, of CS common-sources amplifier, Gate to-source voltage, binsing, 307 BiCMOS cascodes, 525 713-717 731 745 Crate voltage, biasing 308-311 h polar m mor high , of emitter follower 758, 760 General on 128 high, of MOS cascode amphifier, 750-755 G, reduction method, 1931 high of source follower 756-158 Graded junction, 155 BJT parameters, 556-557 high-frequency gain function, 721. Grading coefficient, 155 cascode ampatier 506-526-5538, 572-554P high frequency models, 701-711 Grounded-emitter circuit transistor amplifier 28 internal capacitive effects 701-711 Gummet From model SPICE BJT model R11 CS and CF ampl hers with cuttent sounce luw-, of CE amplifier 694-70; Max 495_496 low-, of CS amplifier, 689-694 н correct mirror circuits \$37,546,5535 flow resistance R_{eq} , 742–745. Miller's theorem 727, 731, 732–735. Half wave routifier 195-197 2155 580 582P precision 1378 1379 Darlington configuration, \$49,550,55% MOSFET high frequency model 701-706 Hard miter 208 design AT 40. Multisim examples, B100-B103-B103-B107 Hartiey oscillator, 1349, 1356 design philosophy, 493, 494 multistage ampl her 779-784 Heat sink power BJT 946, 949 Jouble ascoding \$18-519 open-circuit time constants, 735, 737 hilded case ide \$19,526 High frequency. open-circuit time constants for upper 3-dR 3 dB frequency, 721-723. increasing gain of hasic cere \$15. Since frequency 724-727 adapting formulas for CF common emitter MOS cascode 507, 512. PSpice example B40-B43 amplifier 741 742 MOS current steeting circuits, 530, 532 analysis tools for amplifiers 721-731 output resonance of current source load 790, 7979 139 916 PAO-stage CMOS op amp, 780-783-981-984 hipolar cascode amplifier 755-756-7858 output resistance of emitter degenerated Clwideband amplifier configurations, 770-779 - 1 amp ther \$24, \$25 Frequency response of amplifier 49-51P BIT model 706 7(1 784-7849 788P output resistance of source described CS amplifier bandwidth, 31, 32 Ch amplifier 717 720 731 745 789 790P ampl her 517 518 amplifier classification based on, 38-40 CG common gate) amplifier 746-750. power 955 967 9625 921p. ВЛТ 461 -462 345 794 795P trans stor pairings, \$46, 551, \$538, 583, 584P. clused loop ampoher, 99-102 CS (common source) amplifier 713-717. voltage gain distribution in cascode amplifier evaluating 31,32. 31 745 789 70 P measuring 30-31-41S CS ampl her with low resistance River Widlar current source, 543, 546, 5535 MOSFET 322 323 142 745 Wilson cutrent mirror, 539, 541, 5535 emitter follower, 758-760-7859-795-796P Wilson 5035 mirror 542 544 5535 t · equivalent circuit, 731-733 Ideal diode 166-173 183 2158 216-219P exact analysis of in CS amplifier, 737-74; Ideal operational ampatier, \$4-58, 1079 . . . gain function, 72s TON , MP. 2mt of amplifier vs , 68% Impedances, inverting configuration with 80 Moler's theorem, 727, 731, 792P. Inactive transistor BIT op amp, 1047, 1049. . . MOS cascude amplifier, 750-755-7855 Incremental diffusion capacitance Co. 156-157 , 794 795P Incremental resistance 186 [9] \$ v -MOSFFT model 703 704 784 785\$ 788P Inductorless fifter 1256 open-circuit time constants 724, 721 Inductor ioss, funed amplifier, 1317, 1318 Inhnite bandw dth, ideal op amp, 56. response of CS and CE amplifiers 731-745. input bias, bipular differential amplifier, 634-635 741 op-amp circuit 1026-1027 1055-1056P. 192 794P Input bias current, 634. current gain, 16, 17 source follower 756-758 7855 795 796P 741 up amp circuit, 10196 distribution in MOS cascode amplifier, 516 High frequency hybrid model BJT 707, 208. Input bias current (7, c B t 93 95 96 1075 expressing in decibels, 17 High frequency model MOSFET and BIT, 55x Input commun mode range. H39 increasing of basic cell, 505-506. 564-565 741 op-amp circuit, 1010 High pass (HP) single time-constant (STC) BIT differential pair 615 1 1 networks 33, 34, 35, 415 design of input stage for rail to rail $V_{n,m}$. . . folded cascode CMOS op amp, 993-994, frequency response of STC circuits, EA-1-10 999 (000) ___ pulse response F14-F14 MOS differential puri, 590 STC circuit F4-FA two stage CMUS op amp 977-978 ____ step response F41 F12 Input differenting circuit 1806 High-pass (HP) filter 1257, 1258 1272, 1276 Input differential resistance, BIT differential pair, High pass function realization 1281 1282 621-622 4 . High-pass notch (HPN) circuit, design data, [29]. Input emitter follower, class AB output stage, 951 Input offset current, 634-635 High pass notch (HPN) filter 1277 741 op-amp circuit, 1010 Hole, 126, 127, 1585 Input offset current (1, 1, 83, 93, 95, 1075) Hole lifetime 156. inverting integrator operation 95, 97, 1078 Hote mobility, 132 Input offset voltage, 629. Hot electrons A8 741 op amp circuit, 1010

Hot spots 949

Hybrid a model

hipolar differential amplifier 632-634

bipolar differential pair 648-650

MOS differential pair, 629-631	ubni iez zen en 95 92	
two stage t MOS up amp 654 655	ringative feedback 58	Load regulation, 192
Input offset voltage (1), 1, B3, 49-92, 1075	op amp toperation ampulters 58-67	Load resistance, 106
Input arrivelus 5601 for 220 97, 1075	P P P P P P P P P P P P P P P P P P P	MOSEFE 268
Input protection, MOSFET, 325-426 Input resistance	costpat resistance 62 65	Local oxidation of silicon (LOCOS), A7
741 op amp circuit 1019 1020	positive feedback, 58	Logarithmic ampl hor, £393
MOSEL and BIT 55x	weighted summer circuit 65-67	Logic AND function 170
op amp 62 65 69	inverting input terminal, \$5, \$6	Logic circuit. See Advanced logic circuit,
the soule are that any	Inverting integrator	BiCMOS digital circuit, CMOS (comple-
Input signal, single amplifier biquadratic active	offset current, 95-97-1078	mentary MOS) logic circuit, Dynamic MC
bler, 1302-1-013	offset voltage 95-97-1025	logic circuit, Emitter-coupled logic (ECL)
Input smosaid (P), 30	op amp. 80-85	Pass transistor logic circuit, Pseudo-NMC logic circuit
Input stage	e output current 7	Logic circuit families des est
741 op amp circuit 1004, 1013-1016	Ion implantation, IC fabrication, A5	Logic circuit families digital logic invener,
continue mode feedback controlling de	Isotropic etching 44	Logic gate, Brc MOS, 1193, 1194
vultage 1141 1143		Logic inverter See also Digital logic inverter
design for rad to rail \$850, 1035, 1038		digital, 1062 1089 11328 1134-1136P
Input stage bias, 741 op amp circuit, 1007-1010	Junction	Log c OR function, 170
Instantaneous power dissipation, 915	Current voltage relationship of, 147-152	Loop gain, PSpice example, B46-B50
Instrumentation amplifier 76-80, 108S	description of operation, 145-147	Loop gain, Ap
Invulated-gate field effect transistor (IGFFT) 234	Janction breakdown, 142	alternative approach, 865-866
Integrated circuit, 125, 15xS	Junction built in voltage 141, 157, 1595	determining, 809S, 863, 865-868, 906-90
Integrated circuit (IC) first, operational amplifier,	Junction capacitance	equivalence of circuits from feedback loop
<1	MOSEET 702-703	point 866-867
Integrated circuit (IC) technology	pri junction 154-155	feedback ampuner, 805, 8905
IC chip 5	Janetion diode	Low frequency
microelectronics, 5.6	breakdown region, 178 (79	3 dB frequency, 692-693
Integrated circuit timer, 1369-1374, 1386S.	forward bias region, 175, 177, 2158	common emitter ampliher 694-701.
shift.	teverse bias region, 178	185-781P
\$\$1 circuit, 1369, 1370	terminal characteristics, 171-179, 219-221P	common source amplifier, 689-694
astable multivibrator using 55% IC	Junction temperature 911	785-787P
1 472 1374	power BJT 944	gain of amp ther vs., 688
monostable multivibrator using 553 IC	К	Low-frequency small signal model MOSFET
1370: (372		and BJT, 557-561
Integrated devices A9	KHN higuad, 1295-1296	Low frequency T model, MOSFET and BIT 54
Integrator frequency, 83, 84	Knee current, 190	Low pass (LP), single time-constant (STC)
Integratory		
inverting configuration with impedances, 30	See sond difference (see	4
Inverting integrator 80 85	Large signal differential transfer characteristic	1' 10'
Op artip 30 88 1085 (18-126P		1, 1, 1015
ntegrator time constant (§2)	Large signal equivalent circuit, MOSFET, 250,	, t , t , t
nterconnect	~ 1	· · ·
inverter 1105	Name of the last o	step response, F10-1-11
technology scating, 1130-1131	BIT differential pair 616-617	Low-pass (LP) filter, 1257, 1258, 1272, 1276
Merference reduction, feedback, 811-812	full power bandwidth 106 107	single time-constant networks.
nternal capacitance, 38	MOS differential pair, 594-598	Low-pass amplifier, 40
BJT model 706-711-785S, 788P	op amp i sperational amplifiert, 102 107,	Low-pass function, realization, 1280, 1281, 128
MOSEFT model 201 206 785S 288P	(C3b)	Low-pass notch (LPN) circuit, design data, 1291
nternally compensated op amps, 97	output current limits, 102, 103-104	1293
mrane gate	output voltage saturation, 102-103-104	Low-pass notch (LPN) filter, 1277
basic gain cell, 496-498	slew rate (SR) 104-105 106, 107, 123P	Lowpass-to bandpass transformation, 1324
MOSFET and BIT, 558-561, 562	Laser d'ode, 215	
ntrinsic semiconductors,) 26- (29- 15)(S, 159P	Latch, memory, 1204-1206, 1246S, 1246-1247P	N4
Trention	Lateral pap transistor, A12, 556	Michael
BIT (hipolar junction translator), 351-352	5 314-31n	11
MONET 355	1 C-funed riscillator, 1349-1352, 1386S	`
iversion layer, channel, 235	h h	14
Werter	Colpitts oscillator 1349, 1350	Mr. I The The AND
BiCMOS (19) 1193	Hartley osci lator, F\$49, F\$60	4 4
digital logic inverter, 1062 (1089, 11328)	Least significant bit (LSB), [3]	11.
/ P	Light emitting diode (LED), 126, 214-215	11
dynamic operation of CMOS, 1098-1110,	Lightly doped down (LDD), As	M
17328	Limiter virent, 207-210, 2168, 227-229p	5.0
equivalent load capacitance, 1104-1107	amplitude control, 13392 [34]	Max o west victorial
implementation (fi66- H69	Linear amplification	
Output resistance, 1133	1 '	\1_, , , , , , , , , , , , , , , , , , ,
propagation delay, 1099-1104	,	h T
pseudo NMOS, 1144-1145	,	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
static characteristics of pseudo SMOS		10-0
1145-1146		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
earling configuration		
analysis, of	t	Medium scale integrated (MSI), circuit package, 1087
closed loop gain 59-61		Memory, 1203
finite open foop gain, 61-62	F	Memory access time, memory chip, 1217
general impedances, 80	1 7 . , ,	Memory cell, memory chip, 1217
		memory centimentory enth, 1215

ideal diode 183-2158

Memory chip organization 1215-1217-12468 C5 amplifier with source resistance, 297, 300 relationships between amplifier 27 Memory-chip timing, 1217 smal signal for diode 184-187 current voltage characteristics, 247-258 Memory circuit small-signal, of 741 op-amp circuit de clocked set reset (SR) flip-flop [1211, 1212] de bras point 276- 277 column address decoder 1237-12468 D flip flop circuit, 1212-1214 depletion type 326-327-3285-347P and iteral 28, 30 voitage amplifiers, 22, 23. device structure, 232-234-329-330p. dynamic memory cell 1225-1227. zeffer Jiode 190-19. discrete circuit amplifiers, 314-323, erasable programmable ROM EPROMi Monol thic circuit 125, 1555. 345. 34°P 1243-1245, 1246S Monostable multisibrator 1336-1367-1369 drain to-gate feedback resistor 311-412 flip-flop 1206-1214, 1246S 1246-124°P 13868 1392P 553 (C. 1370) (372 brute output resistance in saturation, 253-256 atch, 1204-1206, 1246S, 1246-124TP fixing gate to source voltage 1 x, 307 mask-programmable read-only memory M mostable multivibrator circuit 1239-1240 gate voltage 1 308 311 ROM: 1242-1243 Moore's law, 330P, 1122 high frequency model, 701-706, 784-7858 memory-chip organization, 1215-1217 MOS (metal oxide semiconductor). See also 2580 memory-chip timing, 1217 Dynamic MOS logic circuit to the characteristics, 248-250 MOS ROM 1240-1242 active loaded MOS amplifier 765-769 to the characteristic 2504-251 insulated gate ITT (GFFT) 234 programmable ROMs 1243-1245 cascode 507 512 5535 pulse generation circuits 1238-1240. cascode MOS mirror, \$38,5535 internal capacitance, 701-708-7855-788P memory (RAM) cells current steering circuit 530-532. mode 1129 1217-1227, 1246S 1248 1249P differential pair 588 598 operation 234-246 329-330P pichannel 244-246 256-25k read-only memory (ROM), 1240-1243 double-diffused (DMOS) transister, 962-963 1246S. (250-1251P) separating de analysis and signal analysis. read operation of static memory (SRAM) power transation, 962, 966, 9675, 973 P. 279 288 1218 1232 read-enzy memory (ROM): 1240-1242 s goal current in drain terminal, 277, 279 row address decoder 1235-1237-12468. resistively loaded MOS ampulier, 760-765 small signal equivalent circuit mode. 1249/125/P Wilson MOS mirror 542 543 5535 semiconductor memones, 1214-1217, 12465 MOS cascode amplifier, high frequency response small signal operation and models, 276-291 - 12 191-755 7x56, 794-704P 317 33 P sense amplifier 1227-1235 1246S MO5 differential pair, 599-612, 667, 673P. small signal voltage gain 270-273 - P active loaded 647, 638, 765, 767. source follower 293 302 305 321-322 set reset (SR) flip-flop 1206-1207-12468 hauc configuration, 5kg square law MOSFET model sou 1246 124TP cascode differential amphiber 50% 60% structure of power MOSFET 962-961-9674 SR flip-flop implementation in CMOS, CMRR (common-mode rejection ratio) subthreshold region 246 N 5-612 temperature 325 SRAM cell, 12+8-1225 common mode gain 605-612 T equivalent circuit model, 287-290. White operation of SRAME, 1222-1225. d fferential ampatter with current source. three terminal device 231-232-151-352. Memory cycle time, 1217 mads, 66.3 transcenductance g_ 28? 286 unity gain frequency, 703-768 Memory element bistable circuit 1358 differential gain \$99-60 Metallization, IC fabrication, A6differential gain of active loaded, 638-641 unmatched in CMOS invener 1894-1895 Metastable state 1356 differential half circuit 601-602 values of MUSEET parameters, 554, 555. Meter conversion factors, H2 differential vs. single-ended output, 612 velocity saturation 126 Microcomputer, microelectronic circuit, 5. g, mismatch on CMRR Mix Alice A grouve 96+ Microelectronics, integrated circum (1C) technol input offset voltage 629-631 VESI process A9-410 18) 5.41 large-signal operation 594 598 voltage amplifier 26x Microprocessor microelectronic circuit 5 operation with common mode input voltage voltage gain, 279 Midband. 589, 590 soluge transfer characteristic (VfC). frequency response 322 461 462,687 operation with differential input voltage 268 269 gain of CE amplifier vs. frequency, 688 so tage on application, 236-239. Miller compensation, 886-889 resistively loaded "60 "65 voltage optimerense (239-24). Miller effect 714 730, 7858 small signar operation, 499, 612. voltage obs reaching Vis. 242-244 Milier integrator, 83-84, 85, 108\$-118-119P MOSFFI (metal oxide semiconductor field effect VIC by graphical analysis, 274-275 11 zero gate sultage, 234 1 amplifier frequency response, 322-323 MOSFET model BS By Milter's theorem applying in amphifier design 268-276 dimension and gate capacitance parameters analysis using, 732-735. B*-109 high frequency response, 727-731, 792P basic, amplifier configuration, 291-306. diode parameters B6-B7 M tonty camer, 354 341 34 P MOSFET transconductance parameter, 238 basic MOSFET current source, \$27,530 Most significant bit (MSB), 13 VI---biasing for linear amplification, 269-270. Multiple funed circuit, amplifier with 1318-1321 VI --hissing in, amplifier circuits, 306-314. Multisim examples. See also PSpice examples 1 . . . = Fclass B bipolar output stage. B112-B118 *1 bias point Q, 274-276 CMOS CS amplifier, BNS-B92 11 body effect, 323-325, 247P 17 15 St 1 1 1 1/2 CMOS inverter B123-B127 and input protection 325-326 CF amplifier with emitter revisionce. ** characterizing amplifiers 293-294, 306 R85, R88 1 circuits at dc. 258-26" 334, 447P. 1 4 ... CS ampieter, B75-B83 circuit symbol 247, 248 dependence of thou bias current BRV-BS4 common drain (CD) ampliner 293, 302-305 folded-cascode amplifier, B92-B95 common gate (CG) amplifier 292, 3(0, 302 frequency response of discrete CS amplifier Tto I a circuit 21 common source (CS) amplifier 292 two-stage CMOS op amp 30118-8123 constant voltage-drop 181-182 294-297 316-318 319 B95- B100 determining resistance R and R 27 comparison to BJF, 554, 469, 583, 585P, 965 two stage CMOS op amp with series shunt chode forward characteristic, 179-189 complementary MOS (CMOS) 246 -dr feedback B107-B112 constant current source, 312-313.

creating channel for current flow, 234-236

Multistage amplifier 651-665, 6668, 682-685P

hipolar op amp 657-665, 783-784

frequency response, 779-784, 799 p. 30, p. Numbriear distortion reduction negative feedback two stage CMOS op amp 651-657, 780-783 RET RIA Multistage differential BIT amplifier, PSpice Nonlinear macromodel op-amp B3-B4 amplifier B33 B40 territial intidea 54.5 Nonlinear oscillators 1336 two stage CMOS, 65 -657, 6665 Multivibrator See also Astable multivibrator Nonlinear waveform shaping circuit, 1374-1377 Bistab e multivibrator, Monostable multitwo stage CMOS op amp 976-991-10508 13865 1392 1304P 1051 105, P Vibrator breakpoint method 1375-1372 voitage toliower, 69-71 circuit building block 1336. nonlinear amplification method 1377 weighted-summer circuit 65-67. Moltivibrator circuit 1239 1246 NOR gate pseudo-NMOS type 1150-Op amp toperational ampliber) circuit. See also NOR gate two input 1113-1114 741 op amp circuit, BIT op amp, operational Notice form 6,415 amplifier). Folded-cascode CMOS on amp. n channel MUSEFT 232 233 234-235 Norton's equivalent, source 7, 8, 45P, 864 Two-stage CMOS op amp 247 248 3288 Notion (theorem, D1, D2-6) 741, 1002 1005, 1050S, 1053P n type, doped semiconductor, 129 NOR transfer curve, emitter coupled logic (ECL), bias design of BJT, 1033-1035 n type silicon, A2 1183-1194 BJT, 1031-1049, 10508, 1056-1057P n well, CMOS 246 Noich (N) cincuit, design data, 1291-1292 DC analysis of 741, 1006-1013, 1050\$, n well process, A7 Notch filter, 1275, 127 1053-1054P NAND gate Notch frequency, 1275 design of input stage to rail-to-rail licks pseudo-NMOS type, 1150. Notch function, realization, 1281, 1282-1284 1035 1038 two input, of Bil MOS inverter, 1193-1194 Not programmed state 1244 folded-cascode CMOS, 991-1001, 1050S NAND gate, two input, 1114-1115 1052 1054P Narrow band approximation 1324 741 op amp circuit 1005. frequency response of 741, 1027-1028, Narrow-band property, 1315 base current, 356-357 0508 1055 10568 Natural devices, 1159. BJT 353-36 gain of 741, 1026-1027, 10508-1055-1056\$ Natural modes, F2, 1260 BJT op amp 1033 output-stage design for near rail-to-rail output resonator, 1279-1280 collector current, 356 swing 1045-1049 Neur ran-to-rail output swing, BJT op amp, 1033. current flow 354-356 slew rate of 741, 1029, 1030, 1050S. 1045 Into emitter current 357, 35x Negative feedback equivalent circuit model, 158, 359 small signs, analysis of 741, 1013-1026, bandwidth extension 810-631 operation in active mode, 353, 361, 4655 050S, (054-1055P depenerative 803 parameter values, 456, 552 two-stage t MOS 976-991 10505 gain desensit vity, 8901. recapitulation 358-359 051 1052P interference reduction, 811, 812 Syquist enterion, 3000 Op amp moder SPICE B1-84 inverting configuration, 58 Nyquist plot, stability, 869-870. Op amp-RC oscillator circuit [1342-1349] 13868 properties 809-814,890S 891-891P 1487-1489P reduction in nonlinear distortion, 813-814 active filter funed oscillator, [347-1349] Negative-feedback loop, 1008 Officament 1130 phase shift oscillator, 1344-1346. Network parameter See Two port network Off resistance inverter, 1067 quadrature oscillator, 1346-1347 Offset current, bipolar differential amplifier, Wien-bridge oscillator, 1342-1344 Network theirem, D1 D5 D5-D6P 634-635 Op amp-RC resonator, second-order active filter, Norton's theorem, D1 302 Offset voltage (Vi) 319-92, 1078 1286-1288 13275 source absorption theorem, 113 inverting integrator operation, 95-97, 1075 Open-circuit (equilibrium), pn junction, 145-147 Theyenin's theorem, £11, £12. Ohmic contacts, 214. Open-circuit overall voltage gain, 1023 Neutralizing circuits, 1320. Ohm's law, 42P Open-circuit time constants, 724 NMOS transistor, 234-235 output voltage, 66 3 dB frequency, 724-727, 7858 analysis using 735-737 switch for PTI, circuit, 1154-1156 One shot multisibrator circuit, 1239-1240 values 554 One transistor cell, 1225-12468 Open-circuit transresistance, 26 Nodes, 1122 'On' resistance, inverter 106" Open-circuit voltage gain, 22-23, 26, 425, 561 Noise margin. Op amp (operational amplifier), 3 amplifter, 294 digital logic inverter, 1064-1065, 1133. bandwidth, 97-102 Open-loop gain, 56, 805 emitter coupled logic (ECL), 1183 finite, 61-62-69, 97-102, 122-124P high input 1064 , t 1 x 1 y dependence of, 97, 99, 107, 1085 Inw input, 1064 Open loop transfer function, 868 Nondestructive read operation, 1219 Operating point, graphical analysis, 180. Nonideal characteristics, differential amplifier Operational transconductance amplifier (DTA) 629-635, 677-6780 difference amplifiers, 71-80, 115-118P Nonideal operation, dynamic logic circuit differential input signal 57-58 Operation region, pseudo-NMOS inverter, 1147, 1170-1173 differentiators 80-85, 87-88 Noninverting amplifier performance, PSpice finite open loop gain, 61-62, 69, 97-102 Marine a sent of a september section example BE3-BI5 folded-cascode CMOS op amp, 991-1001, 45 66 Noninverting configuration 1050% 1052-1053P () select 1/4 1/4 analysis of circuit 68 frequency response of hipolar, 783-784. . closed loop gain, 67-68 trequency response of two-stage CMOS. finite open-loop gain, 69 780-783 OBS THIS . SI input resistance, 69 function and characteristics of ideal, \$5-56 OR transfer curve, emitter-coupled logic (ECL), op amp, 67-71, 107S, 113-115P ideal 54-58 output resistance, 69 input bias current (In), 93-95, 1078. Oscillation criterion [1337-1338] voltage follower 69-71 input offset currents (7), 94-95, 1075 Oscillator, 869. See also Smusoidal oscillator. Noninverting input terminal, 55, 56, 1075 input resistance, 62-65, 69 active filter-tuned, £347-1349. Noninverting transfer characteristic, bistable integrated circuit (IC), \$3, \$4 crystal, 1353-1355, 13868-1389-1390P circuit 1359. integrators 80-88 teedback loop, 1336-1337 Nonlinear-amplification method sine-wave shap inverting configuration 58-67-109-113P 1 C tuned, 1349-1352, 13868-1389-1390P ing 1377 inverting integrator operation, 95-97 phase shift, 1344-1346, 13868 Nonlinear amplitude control, sinusoidal oscillator birge signal operation, 102-107, 123P. quadrature, 1346-134" noninverting configuration, 67-71, 113-115P Wien bridge 1342-1344, 13868

offset voltage 89 92

Output current limits, 102, 103-104

Nonlinear distortion, amplifier, 15

1 -- -- --

Output de offset voltage, 629. MONEL Etranscondictance, 238 741 op amp circuit, 1005 Output resistance, 373 PMOS 554 BJJ 353 741 op-amp circuit (1020-1021) process transconductance 238 DJI op amp 1033 chos AB output singe 926-923 source to boxer 303, 305, 306 CMOS class All output stage, 937-979 two-port network, C.1-C.3. - peration in active mode, 364, 365. current sounce and 199 Said values of power transistors, 950. small signal models, 412. einitter degenerated CE ampoher 524-525. Passband, biter, 1257 Passband rippie, 1258 inverter 11st implifier 870, 879, 907, 900p. MOSEET and BUT 558, 561, 562 amplifiers with three or more 877-879 dp amp. 62-65, 69. implifier with single , response, 872-873 amplifier with two response, 873-877 source degenerated CS ampatier, \$17, \$18. Passive sensit's her I will feedback ampt her 872 Output resistance (R > B3 640 64) vidomain analysis, 1-2. Output short-circuit protection, 741 ap amp. 1026. Pass transistor logic circuit 3152, 1166, 11958. splitting 886-889-8908 Output sinewaid (1) (30) P tibuity and location 871-872 Output stage CMOS transmission gates as switches, Pole frequency, F2, 874, 1274 741 op-implement, 1005, 1023, 1025 1 59 1 64 inspection 693 Diaming class 4B circuit 020 033 060 070P complementary pass transistor logic (CPL) STC networks, 35 Etias A. 913, 91K, 9675, 967, 96941 Pole Q 1274 class NB 924-928 9679 969P design requirement (153-1154) Pole O factor, 874 class B 918-924-9635-968-969P equivalent resistance of transmission gate. Pole quality factor, 1274. Cassification 912-913. Pole splitting, 886, 889, 8868 CMOS class AH 9 (3, 943, 9638, 97) P. examples 1164-1166 Pely Suspolverestattine's facour 45-46. design of BIT op amp. (045) (049) NMOS frame story as societies, 1154-1156. Pessitive feedback, 657. variations on class AB configuration restoring value of Touto To 1158-1159. inverting configuration, 58 950-955 97, 971P PD pud down switch 1665 уксистануе воз Output stage bias 744 op-amplificant 1041-1012 sense amplifier with 1228-1230. Dutput swing PDN pull down networks. CMOS logic circuit Positive feedback loop, 1336. folded-cascode CMOS op amp. 993-994 Power amplifier, 15/47/49 near rail to rail of BIT op amp (033) hindge amplifier configuration, 960-962 045 1049 Peak inverse voltage (PIV) 196 lixed gain IC ontegrated circuit, 986-989 two stage CMOS up-amp, 977, 97% Phalorechiner 200-205 historied 1905-1996 IC 955 962 9679 97 (P. Output voltage decay dynamic logic circuit op amps, 960, 961. Power balance equation, amplifier 18 Output voltage limit 741 op amp circuit. Performance, BJT op amp. 1031-1033. Power BH 941 950 970-971P Periodic square wave frequency spectrum 10 BJT safe operating area, 949, 9511 Output voltage range Inided-cascode CMOS op-Phase margin amp 1000 1001 junction ten perature, 944 Output voltage saturation 102 103 164 stability using Bode plots 879 880 parameter values of power transistors, 950 Overall voltage gain common source amplifier two-stage CMOS op amp. 982-984. power dissipation vs. temperature, 944, 945 396 Phase response thermal revistance, 944. Pransister case, 94%-940 Priwer conversion efficiency . 4 frequency response of STC networks, 34 class A output stage 917,948 Phase shift oscillator 1344-1346-13668 class B. sutput stage, 920, 921 Ebolodiode, 214 Power delay product (PDP), digital logic inverier Photosithography If fabrication, 33- 44 1084 BSS Florons, 2,4 Power derating curve 945 Physical frequencies 1-1 Power desepation Physical frequency transfer function T-32 1 class A output stage, 915, 916. Piecewise insear, diode, this class Boutput stage 921-922 ______ digital logic inverter 1078 1080 Prinched base resistur, 412-413 slynamic of CMOS invener, 1109, 1110. Pinched off channel MEINFET 242, 249 em tier coup ed logic (ECL), 186-1187. (, PMOS parameters, 554 power BJT 944-945 Power efficiency, 18 applied voltage 145-154-1598-161P Power pain of amplifier (Ap), 16-17 ____ capacitive offices 154-157-1595, 161-162P - P Power MOSFET current voltage relationship, 147-152 characteristics of 963, 964 depletion of function capacitance, 154, 155 the second of the second of class AB surpar stage 965 966 depletion region, 134-140-1598 × = - P description of junction operation, 145-147. DMOS (double diffused) 962 difficion capacitance, 155, 157 ol ol structure, 962, 963 diffusion current I, 139-1595 ___ temperature effects, 964, 965 drift current I, and equilibrium, 140-141, -Power supply. Pspace example. B18-B22 , junction built-in voltage 341, 1595 Power supply rejection ratio (PSRR), t open circuit terminals, 138-145-1598-166P CMOS op amp. 986, 987 operation with open-circuit terminals, ----Power transformer, 195 139 143 Power trans stor, parameter values 956 physical structure, 138-139-1595. Power transostory, 911 ___ Preampliner, 15, 812 _____ ___ Precharge phase, 1167 Precharging read operation 1218 ..

Precision half wave recutter, 206-207 Precision reciber circuit, 1378, 1386, USA

h 7dh 0 - Sanc file		
alternative circus 1379 1480	F1	Ringing (186
buffered precision peak detector 1385-1386	R	Ring oscilator 1200
measuring AC voltage 1380-1382	Radio frequency choice 1318	Ripple 95 2168
precision bridge rectifier for instrumentation.	Rad to-rail input common mode range B11 op amp 1032 16 ct	Ripple bandwidth, 1259
1 94	Rail to rail input (peration folded cascode	Ripple 10 gc 20 4
procession clamping circuit (386)	CMOS op amp 999 1000	R road fel times inverter 1083 R road resistance 6-7
precision full wave rectifier, 1382-1384	Rail to rail output swing, output stage design for	A A
precision half wave reconer, 1378-1379	near (045-1049)	determining 27
precision peak rectifier 1385	RAM random secess memory , 1214, 12468	output revistance, 22
superdode " 1378- 1379- 1385 Pri nary wind ng 195	RAM random access memory cells, 1217-1227	ROM See Read only memory (ROM)
Processes VI SI A6-A14	12465 1248 1249P	Root facus d'agram two pole response 873-874
Process transconductance parameter, 238	dynamic memory cell DRAM 1217, 1225-1227	Row address decoder 1235-1237-12468
Programmable ROM PROM) 1240-1243-1245	read (peration 1218-1222	Row decoder, memory chip 1215
Propagation delay	static memory (SRAM) cell 1218-1225	R source resistance, 6
CMOS inverter, 1099-1104, 1133	.216%	5
digital logic invertor (1080) (1684)	write iperation, 222 2,5	y domain analysis E1-F6 F6-F7P
Tan in and fan out 112	Random offset, 654	Bode plots 1 3-16
Pseudo NMOS loga circuit 1134-1152, 11955 1196-1197P	Rapid analysis diode 18	first order functions. F2-1-3
design, 1149-1150	Rated output voltage 102	poies F2
dynamic operation 1149	Rate of closure stability 883 RC ladder network 1163-1164	760x F2
gate c reans (150)	Re ktive inn etching (RIF) 13-14	Safe operating area: BJT, 949, 950 Salten and Key circuits, 1305, 1306
inverter ED44-145	Read-only memory (ROM), 1215-12468	Sampling process, 12
static characteristic 1145-1146	erasable programmable ROM (FPROM)	Saturation
voltage fransfer characteristic (VIC)	1240 1243 3245	amplifier, 19-20
Jerevation 1 46 1149	mask programmable, (242, 1243)	finite output resistance, 253-256
Pspice examples See the Multisim examples	MOS ROM 1240-1242	Saturation current, junction diode, 175, 178
active filter funed circuit B77-B79	programmable ROM (PROM) 124 (-1245)	Saturation current, I ₁ 150, 158, 356
Ch amplifier with emitter resistance B27-B30	Read operation	Saturation mode BJT 352-353
characteristics of 741 up amp. B15-B18	memory chip 1215 static memory (SRAM) cell, 1218-1222	B/T operation 362 363, 4658
Lluss B BH output stage B50-B55	Read write memory 1215	operation of BJT, 379
CMOS CS amphilier B29 B30-B33	Recapitulation upo transistor in active mode	Saturation region, MOSFFT, 242, 243, 248, 249
CS amplifier B23-B25	35% 359	258 3285
dependence of BJT β on bias current,	Recombination, 127-128	Salaration resistance, 374-376
H26- B27	Recombination process, electrons, 355, 356	Saturation voltage, 374–376
design of de power supply B18-B22	Rectifier See also Precision rectifier circuit	Scale current, 356
hith-order Chebyshev filter B69-B71	diode 167 16X	
Indeeds ascode an potter, B43-B46 frequency response of CMOS CS and folded	Recurre circuit, 194-207-2158-225-227P bridge 199-200	× ,
cascode ampldier, 840-843	filter capacitor, 200–205	Schmittingger 1 228
loop gain of feedback amplifier, B46-B50	tul, wave, 197, 199, 215, 2, 65	Schottky barrier diode (SBD), 213-214, 1043
mutistage differential BJT amplifier.	half wave 195-197, 2-35	Secondary winding 195
B33 B46	peak recurrer 200-205	Second breakdown, BJT safe operating area.
inperation of CMOS inverter. B60-B63	precision half-wave, 206-207	949,950
performance of noninverting ampulier,	superdiode 206 207	Second generation current convoyer 905P
to all mind the name apparature of \$4.1 and	Reference bias current, 741 op-amp circuit, 1007	Second order active filter See also Filter
sale and dynamic operation of ECL gate	Reference current 526 Refresh process, 1204	ail pass circuit 1289-1292, 1293
two integrator loop filter B71-B74	Regenerative feedback positive 803	Antonioù inductance-simu ation circuit, 1285-1286
two stage CMOS op amp. B\$\$-860	Rept. its operation of pseudo NMOS inverter	circuit implementation, 1295-1297
Wien bridge ess. Batter, B75-B77	1(47, (148	design for circuits, 1292-1293
Pl (pull-up) device 1091	Regular notch (N), design data 1291, 1292	anductor replacement, 1285-1293, 1328S,
PU switch, 1068	Resistance determining R and R 27	(33-P)
PU resistor, 1068	Resistance reflection rule 433	KHN biquad 1295
Part down (PD) device, 1891 Part down (PD) switch, 1668	Resistance R ₄₁ , CS amplifier with low 742-745	op amp RC resonator, 1286-1288
Pud-down network (PDN), CMOS oga circuit,	Resistance values standard H1 H2 Resistively loaded MOS amplither, 760-765	realization of types 1288-1289
(110-1113, 11-5	Resistivity, p. 133, 157	Tow- Phomas biquad 1297-1298, 13285
Pulse generation circuit	Residen	two-integrator loop friquad, 1293-1295 two-integrator loop topology, 1293-1299
monostable multivibrator circuit (239) (240)	combining, 42P	1328S, 1331P
ring escil ator 1238-1239	p base and pinched base A12-A13	Second-order filter function, 1271, 1274-1274
Pulso response, STC circuit, F1,5-615	VI SEpticess, A10	1276-1278
Pulsewidth modulation 211	Resonator circuit design data, 1287, 1392	Second-order LCR resonator, 1279-1285, 13279
PUN (ptill up network), CMOS togic circuit, (110-1113, 1115	Resonator natural mides 1279 1280	1330-1331P
Punch through, MOSEL 1, 326	Reverse based double 166	all-pass function, 1281, 1284
Pesh pull manner 622 919	Reverse biased diode 166 Reverse bias region junction diode, 178	bandpass function, 1281, 1282 high pass function, 1281, 1282
	Reserve breakdown, pr. junction, 152-154	, tunction, 1280, 1281, 1282
Q.	Reserve breakdown region, zener diode, 189-194	notch function, 1281, 1282-1284
Quadrature oscillator, 1346, 1347, 13868	J.	resonator natural modes, 1279-1280
Quantization error 13		transmission zeros, 1280, 1281
Quantized open amplitude 12		Second stage 741 up amp circuit, 1004-1005,
Questent point 186-270-498		1019-1021

Second stage bias, 741 op-amp circuit 1011 amphibiation, 14-15. high pass. HPr E4 E5 Selected memory chip 1215 ampoher 15 low passed Pt 14 15 Select gate, 1244 analog and digital [1] 14. pulse response of HP 1 14-5 15 Selectivity factor, +25" frequency spectram of, 9-11, 45P pulse response of LP 1.1 %-F 14 Semiconductor. road its rapid evaluation of r. E.L. E.L. capacitive effects in par junction, 154-157. Norton from 6-7-8 step response of HP F11 F12 -61-162P processing of step response of UP F10 F11 current flow in, 132-138, 159-160P. separating and dequant new 409, 410. Single tuned amponer, 1575-1316. diffusion current, 135-137. source 6.8 Sinusoidal cocillator, 1336-1341, 1366S, 1367P doped, 129-132, 159P Theyeuin form 6-7-8 drift current, 132-133. time varying quantity. N. I miler circuit for amplitude control, Einstein relationship, 138 Signal current, MOSFET drain terminal, 639 (34) important equations, 157-158. 277 279 3288 nonlinear amp (tude control 1449) integrated circuit, 125 Signal generators and waveform shaping circuits se fration enterior 1337 (338) intrinsic, 126-129-159P astable multi-abrator, 1363-1367, 13668-Sinuseidar signal, 30, 31, 478. monolithic circuit, 125 (33, P S.y trans stor, 1218 - 2468. ph junction with applied voltage, 145-154 his able multi-thrator 1355-1362 13665 Sinne le.P 1300L Av P CMOS inverter, 1107-1109, 11328 junction with open circuit crysta escillator, 1353-1555-13865. transoctor, of CMOS gate circuit 1117-1120. 1+99 | | 30 | P Siew rate, SR integrated circuit (IC) timer, 1369, 1374. 741 op amp circuit, 1029, 1031, 1055, 1056p. 1.0665 (392P) toided-cascode CMOS op ampi 991 Semiconductor memory, 1214-1217, 12468. LC tuned oscillator, 1349-1352-13868 ance signal operation, 104, 105, 106, 107. 1247 (248P) 1389. ¡390₽ 30005 two stage CMOS op amp. 984-986. mon istable multivibrator, 1367, 1369. . \$465 (392P) Small scale integrated (SSI) circuit package Marin Company of the nonlinear waveform shaping circuit, The second second 1374 1327, 1368S 1392 1394P Small signal analysis circuit diagram, 410, 420. Martin State op amp RC oscidator's result 1342-1349. Small signal approximation, 185, 404 -386S 1387 389P Small signal condition, MOSEFT, 278 , , , p procession rectifier circuit (37%, 1386, 1466) Small signal diffusion capacitance, B11, 707 , 394. j. (95P Small signal emitter degeneration resistance. Contract of the last of the la sinusoidal osciliators (1336-154), 13868 827 487P Small signal equivalent-circuit model, 280, 281. . 290 3,85,412 market The Small signal gain, 741 op-amp circuit, 1026-1025 . Small signal moder. <u>`</u> P ____ 74), op ampiciteuit, 1023, 1025. BIT as amplifier 40 + 422 424, 4655 1185-1186 477 481P . . , Signal waveform, class A output stage, 915 diode 184 JKT ----S from area, digital ogic invener, 1085, 1086. Larly effect, 420, 421 Silicon chip can a temponent, 5 MOSEE F. 280, 281, 3285. Silicon diexide oxidation, 42 Small signal operation ____ Sition water IC fabrication, A2 8JT as amplifier 403-422-4655-477-481JF Simulation See Multisim examples, PSpice BIT differential pair, 618-624 · r = 9 [* MOS differential pair 599-612 , _ , _ , _ , Sine wave shaper, 1375 Small signal voltage gain, 270-273, 3288 Sine wave ugna-599 (200) . . frequency 11, 41S Soft limiting, 20st, 20st ____ voltage 9 Solar cell 214 Sine wave voltage vignal (11) 5 1 Single amplifier biquadratic active filter See claun . of MOSFET 232-233. t 11 widehand amphibiation by, 77th 773 generation of equivalent feedback foops. Source degenerated CS amplifier, output resis-The state of the s $30 \le 130^\circ$ Sance 317 515 - 1 injecting input signal, (302-1364) Source degeneration resistance, 299-. . . Saden-and Key circuits, 1305 Sounce diffusion, MOSFLT 701 saturation, 1124 synthesis of feedback loop, 1299, 1302 Source follower channel effects, square-law MOSFFT Single-amplifier biquads (SABs), 1299-13298 model 569 characteristic parameters, 303, 305, 306 Single-ended conversion, differential to, 636 discrete circuit MOS 321-322 Single-ended outputs, 600 high frequency response 75th 758, 7855 Single flow diagram, feedback structure, 804 795 746P w of Max Single limiter, 20% MONFET 293 302 305, 3288 341 343P 1 Single operational amplifier, difference amplifier Source resistance, common source amplifier . 72-75 297 300 318 319 Single pute model: 99. Single pole response, amplifier, 872-873 (A 44) Single supply operation class 8 output stage 924 - 11 ___ Single time constant (STC) networks 31-35, 415 The Person of th Single time constant circuit F16-F17P SPICE device modely ___ classification 14-16 BIT model BV B12 evaluating time constant r. E1-F4 diode model B4-B3 frequency response of high pass (HP) MOSEFT models B5-R9 4 - P Mu fisim examples, B75-B127

frequency response of low pass (LP), E6-F8

op amp moder c 114

PSpice examples, B13-B79 Systematic offset, B37, 654 Transducer, 6: zener diode model. BS Systematic output do outset voltage, CMOS op-Transfer characteristic SPICE simulation, 785P, 1051P, 1196P, 1246P. amp circuit, 977 bistable circuit, 1356-1358 1328P, 1387P. See also Multisim examples: bistable circuit with noninverting, 1359 PSpice examples class A output stage, 913-915 BJT circuit, 378, 466P, 471P, 473P, 483P. T model class B output stage, 919-920 484P, 486P BJT, 411-412 CMOS class AB output stage, 939-941 CMOS logic circuit, 1134P, 1137P MOSFET, 287-290, 3288 linear amplifier, 16, 19, 20, 418 diodes, 197, 216P, 223P, 225P MOSFET and BJT, 558 Transfer function feetback, 890P, 895P, 901P, 906P, 909P Technology generation, 1122 feedback amplifier, 868-869 IC (integrated circuit) amplifier, 569P, 574P, Technology scaling, 1122-1131, 1139-1141P filter, 1256, 1260-1263, 13278, 1320P 577P, 580P deep-submicron design, 1122-1131. frequency response of STC networks, 34. low-frequency of common-source amplifier. 1139-1141P T(1), 32, 418 689 device and voltage scaling, 1123 Transfer-function poles, F2, 1260 MOS differential pair, 667P, 671P interconnect, 1130-1131 Transfer-function zeros, F2, 1260 MOSFET, 298, 329P, 336P, 340P, 344P, scaling implications, 1123 Transformer, tuned amplifier, 1318 145P subthreshold conduction, 1129-1130 Splitting, pole, 886-889, 8908 velocity saturation, 1124-1129. graphical representation, 370, 37; mactive, of BIT op amp, 1047-1049 Square-law model, BS wiring, 1130-1131 Square-law MOSFET model, 569 Telescopic cascode, 520n 3 Transistor breakdown, BJT, 463-464 Square wave signal, frequency spectrum, 10 Temco, 194 Transistor case, power BIT, 946-949 Stability Temperature Transistor pairing, 546-551, 5535, 584-585P Bode plots for investigating, 881-883 BJT, 464, 465 CC-CE, 546-547 pole location, 871-872 emitter-coupled logic (ECL), 1187 CD-CE, 546-547 Stability problem MOSFET, 325 CD-CS, 546-547 feedback, 868-870, 890S, 907P MOS power circuits, 964-965 Darlington configuration, 549, 550, 5538 Nyquist plot, 869-870 zener diode, 194 Transistor sizing, CMOS gate circuit, 1117-1120 transfer function of feedback amplifier, Temperature coefficient (TC), 194 Transition band, 1257 868-869 Terminal characteristics, junction diode, 173-179, Transition frequency, 564, 987 Stable circuit, F2 BJT. 710 219-221P Stacked gate cell, 1244 Terminals, operational amplifier, 54-55, 1078 MOSFET, 703-705 Stagger tuning, tuned amplifier, 1323-1327 Thevenin equivalent circuit, 43P MOSFET and BJT, 559 second stage, 1021 Transition region, 1064 Standard cells, 1089 Theyenin form, 6, 418 Transmission Standardized pulse, monostable multivibrator, Theyearn representation, emitter follower output. filter, 1256-1257, 1327S, 1328-1329P 1367-1369, 13868, 1392P frequency response of STC networks, 34 Standard resistance values, H1-H2 Theyenin's equivalent, source, 7, 8, 45P, 864 Transmission-gate logic, 1153 Static power dissipation, 1078 The venin's theorem, D1, D2, 6 Transmission zeros, F2, 1260 Static random access memory (SRAM) cell, Thermal dissipation, BIT safe operating area, 950 realization, 1280, 1281 Thermal resistance, power BJT, 944 1217, 1218-1225, 12468 Transresistance amplifier, 27, 418 read operation, 1218-1222 Thermal runaway, 930, 949, 9678 circuit model, 26 write operation, 1222-1225 Thermal shutdown, class AB output stage, 955. feedback, 845-855, 901-903P Static sequential circuit, 1204 ideal 846-848 Step response, STC circuits, E10-E12 Thermal voltage, 138 practical, 848-849 Stopband, filter, 1257 junction diode, 175 topology, 821-822, 864 Stopping signals, 1257 Three-stage amplifier, cascade, 24-25 Tree decoder, 1237 Structure Three-terminal device Triangular waveform, astable circuit, 1366-1367 CMOS logic circuit, 1110-1113 BJT (bipolar junction transistor), 351-352 Trigger, bistable circuit, 1358 general reedback, 804-809, 890-891P MOSFET, 231-232 Trigger signal, 1358 Subthreshold conduction, 1129-1130 Threshold voltage, channel, 235 Triode region, MOSFET, 243, 248, 249, 258, Subthreshold region Time constant, r, single-time-constant circuits, 3285 MOS transistor, 246 E1-E4 Tuned amplifier, 40, 1315-1327, 1328\$ operation, 497 Topologies, basic feedback, 814-822, 864, 1332-1333P Superdiode, 206-207 893-894P cascode, 1321 precision rectifier, 1378-1379, 1385 Total harmonic distortion (THD), 911, 1377 CC-CB cascade, 1321 Superposition principle difference amplifier, Total instantaseous current, 20-21 inductor losses, 1317-1318 73.74 Totem-pole configuration, 1191 multiple tuned circuits, 1318-1321 Sustained oscillations, 1338 Tow-Thomas biquad, second-order active filter. principle, 1315-1317 Sintaining vidtage, 463 1297-1298, 13288 stagger-tuning, 1323-1327, 1328S Transconductance amplifier, 27, 418 synchronous tuning, 1321-1323 CMOS transmission gates as in PTL circuit. circuit model, 26, 47-49P transformers, 1318 1159-1164 feedback, 834-836, 864, 899-901P Turned on, diode, 166 NMOS transistors as, in PTL circuit, feedback topology, 819-820 Twin-well CMOS process, A7-49 1154-1156 ideal, 834-836 Two-input NAND gate, 1114-1115 Switched-capacitor filter, 1256, 1310-1315, operational, 995 BICMOS gate, 1193, 1194 1328S, 1332P practical, 836, 837 Two-input NOR gate, 1113, 1114 practical circuits, 1312-1315 principle, 1310-1311 Two-integrator loop biquad, second-order active Transconductance g. 741 op amp circuit, 1020 filter, 1203-1295 Symbol BFT, 404-406 Iwo-integrator-loop fifter, PSpice example. amphher cincuit, 15 body, 324-325 B71-B74 determining, 638-640 MOSFET, 278, 282-286 total instantaneous current, 20-21 Two-pole response, amplifier, 873-877 Symbol convention, 20-21, 365-367 Two-port network, C7P Synthesis, CMOS logic circuit, 1117 MOSFET and BJT, 558, 561 characterization of linear, CI-C7 Synchronous tuning tuned amphher, 1321-1323 Transconductance parameter equivalent-circuit, C5-C6 Systematic input offset voltage, bipolar differen-MOSFET, 238 g parameters, C5

process, 238

h parameters. C4-C5

tial pair, 648-650

Two-port network (continued)	ion implantation, AS	Voltage spx
y parameters, C2-C3	lateral pnp transister, A12	increasing, 239-241, 329-330P
a parameters, C3-C4	metallization, A6	MOSFET, 236-239
Two-power supply, classical bias arrangement,	MOSFETS, A9-A10	NO. 10 1 1 10 10 10 10 10 10 10 10 10 10 10
430-451	oxidation, A2-A3	W
Two-stage CMOS op amp, 651-657, 6668,	packaging, Ah	Waveform, frequency spectrum, 11
970-991, 1050S, 1051-1052P	p-base and pinched-base resistors, A12-A13	Waveform shaping, 1375
circuit, 977	photolithography, A3-A4	Waveform chapters almost to
common mode rejection ratio (CMRR), 981	pn function diodes, A11	Waveform-shaping circuit. See also Signal gi
configuration, 651, 976	resistors, A10	erators and waveform-shaping circuits
design trade-offs, 987-988	SiGe BiCMOS process, A13, A14	nonlinear, 1374-1377, 1386S, 1392-139
frequency response, 780-783, 981-984	silicon wafers, A2	Weak avalanche, MOSFET, 325
input common mode range, 977-978	twin-well CMOS process, A7-A9	Weighted summer circuit, inverting configura
Multisim example, B118-B123, 895-B100	VLSI layout, A14-A16	tion, 65–67
Multisim examples, B107-B112	VLSi processes, A6-A14	Wet etching, A4
output swing, 977-978	ty, output voltage, 7	Wet exidation, A2
phase margin, 982-984	Voltage, sine-wave signal, 9	Wideband amplifier
power-supply rejection ratio (PSRR).	Voltage amplifier, 15, 41S	CC-CB configuration, 777-779
986-987	BJT 396	CC-CE configuration, 773-777
PSpice example, B55-B60	circuit model, 22-23, 26, 47P	CD-CE configuration, 773
simplified equivalent circuit, 982	feedback tonatan 014 016 044	CD-CG configuration, 777-779
slew rate, 984-986	feedback topology, 814-816, 864 ideal case, 823-825	CD-CS configuration, 773
transition frequency, 987	MOSFET, 268	configurations, 770-779, 7858, 796-790p
voltage gain, 652, 978-980		800P
	practical case, 823–827	source and emitter degeneration, 770-773
U	voltage buffer	wide-swing current mirror, folded-cascode
Unconditionally stable, single-pole amplifier, 872		CMOS op amp, 1000-1001
emenyeten cualife 198	emitter follower, 438–439	Widlar current source, 543-546, 5538
Unifateral, amplifier circuit, 294, 427_428	Source dmin amplifier, 302–303	Width of depletion region, 141-145, 157
Joilateral model, 28-30	Voltage-controlled switch, inverter, 1066-1067	Wien-bridge oscillator, 1342-1344, 13868
Juit prefixes, H1-H2	Voltage divider, 42–43P	PSpice example, B75-B77
July-gain amplifier, 69-70	Voltage doubler, 212-213	Wilson current mirror, 539-541, 5538
Justy-gain bandwidth, 98, 107-1085, 700	Voltage follower, noninverting configuration, 69-71	Wilson MOS mirror, 542-543, 553S
985-986, 1030-1031	Voltage gain, 279	Wired-OR capability, emitter-coupled logic
Inity-gain frequency, 565, B3	BIT, 408-409	(ECL), 1190
MOSFET, 703-705		Wiring, technology scaling, 1130-1131
	common emitter (CE) amplifier, 428-429	Wiring capacitance Car. 1105
	distribution in cascode amplifier, 514-517	Word line, memory chip, 1215
aractors, 214	cmitter follower, 441-442	Write operation
multiplier, biasing class AB circuit, 931-932,	folded-cascode CMOS op amp, 994-996	memory chip, 1216
3019' 303-310h	small-signal, 399-400	static random-access memory (SRAM).
elocity saturation, 963	Worstage CMOS op amp, 652, 978-980	1222-1225
deep-submicron process, 1124-1129	Voltage gain of amplifier (A,), 15-16, 17, 22	
MOSFET, 326	Voltage-mixing, current-sampling, topology, 819-820	X
ertical, npn transistor, 556		XOR function, CMOS logic circuit, 1115-1116
ry-large-scale integration (VLSI), 1078	Voltage-mixing, voltage-sampling, 814	10 to the title the title 1113-1116
groove MOSFET, 963	Voltage regulator, diode forward drop, 187	Z
riual ground, 59, 600	Voltage scaling, device and, 1123 Voltage signal, v(t), 9	Zener diode
rtual short circuit, 59	Voltage transfer shows	modeling, 190-191
SI (very-large-scale-integrated circuits)	Voltage transfer characteristic (VTC), 268-269, 397	reverse breakdown region, 189-194, 2158.
BICMOS process, A12		224-225P
capacitors, A10-A11	CMOS class AB output stage, 939-941	shunt regulator, 191-193
chemical vapor deposition, A5-A6	CMOS inverter, 1092-1094, 1129, 1133	specifying, 190–191
circuit design, 1087	digital logic inverter, 1062-1064, 1066	temperature, 194
diffusion, A4-A5	emitter-coupled logic (ECL), 1180-1185	Zener diode model, B5
etching, A4	graphical analysis, 274–275, 401–402	Zener effect on apparage
fabrication steps, A2-A6	logic inverter, 1065, 1066	Zener effect, pn junction breakdown, 153 Zero
fabrication technology, A1-A17	pseudo-NMOS invener, 1146-1149	mirror pole and, 767
integrated devices, A9	regions of pseudo-NMOS inverter operation,	s-domain analysis, F2
	1147, 1148	Zero cate voltage diada 224 224
		Zero gate voltage, diode, 234, 329-330P



This book reformed by N.Tarhan

Today's Technologies. Tomorrow's Engineers.

The best-selling microelectronics textbook worldwide continues its standard of excellence and innovation built on the solid pedagogical foundation that Adel S. Sedra and Kenneth C. Smith have shared with more than one million students to date. All material in the sixth edition of Microelectronic Circuits has been thoroughly updated to reflect changes in technology. These technological changes have shaped the book's organization and topical coverage, making it the most current resource available for tomorrow's engineers learning how to analyze and design electronic circuits.

ADDITIONAL SUPPORT

- Lab-on-a-Disc in-text DVD contains complete simulations with activities, investigations, and directions for examples in the chapters and study problems from the ends of chapters, simulated in Multisim¹¹¹ and PSpice. Also includes student versions of PSpice and Multisim¹¹¹ so you can simulate your own activities and designs.
- Bonus text topics including JFETs, TTL, GaAs circuits, and Bode plots are also contained on disc.
- Companion websites www.sedrasmith.org and www. oup.com/us/sedrasmith feature PowerPoint-based figures from the text, device datasheets, and links to industry and academic sites.

ABOUT THE AUTHORS

Adel S. Sedra is Dean of the Faculty of Engineering at the University of Waterloo and former Vice President and Provost of the University of Toronto.

Kenneth C. (KC) Smith is Professor in Electrical and Computer Engineering, Computer Science, Industrial and Mechanical Engineering, and Information Studies at the University of Toronto.

FEATURES

- Design problems for the real world: Includes design problems in the end-of-chapter homework problems and real-world examples in the chapters. Sedra and Smith concentrate on developing your design sensibility, so you understand the "trade-offs" and "what-ifs" inherent in engineering design.
- Extensive SPICE simulation: Uses both National Instruments" Multisim" software and Cadence PSpice software, providing a full lab experience for students using SPICE. Also includes a new Appendix on Design and Simulation using SPICE.
- Flexible quick-start on op amps: Op amps are covered in Chapter 2, so that you can encounter a real device right away, and start lab experiments.
- Parallel treatment of MOSFETs and BJTs: The chapters on BJTs and MOSFETs are exactly parallel, so whichever you read first, you can then speed through the second topic by concentrating only on the differences between the two transistors.
- Abundant examples and study problems: Examples, exercises, and end-of-chapter study problems—more than half of which are new or revised—help you learn.
- Streamlined and Signposted: Shorter, more modular chapters are easier to study. Visual cues and icons make the book easier to navigate. Explanations to the reader of why to read sections—and how multiple techniques might be used—are much more prominent. A new icon clearly marks topics that can be skipped on a first reading, while you are grasping the basics, or that look ahead to advanced industrial applications. Other icons indicate key equations, and which problems and examples are good candidates for SPICE simulation.
- Semiconductor primer in a separate chapter: If you have not taken a prior course in Semiconductor Device Physics, Chapter 3 concisely covers the basics necessary to study Microelectronics. (Students who have had a devices course will also find this a handy refresher.)

Cover Design: Dan Niver.

Cover Photograph: PMC-Sierra, NASDAQ:PMCS

OXFORD UNIVERSITY PRESS WWW.oup.com/us/he

